summaryrefslogtreecommitdiffstats
path: root/src/usr/diag/prdf
diff options
context:
space:
mode:
authorBenjamin Weisenbeck <bweisenb@us.ibm.com>2014-02-13 08:25:29 -0600
committerA. Patrick Williams III <iawillia@us.ibm.com>2014-02-14 10:02:25 -0600
commit54fe1fd5efa72aa626419e56e89d68e83480a0db (patch)
tree146b978c2a5f7d688f027d9f466bbc394b4afb13 /src/usr/diag/prdf
parenta7c995e263b778b67018c3091056422794581695 (diff)
downloadtalos-hostboot-54fe1fd5efa72aa626419e56e89d68e83480a0db.tar.gz
talos-hostboot-54fe1fd5efa72aa626419e56e89d68e83480a0db.zip
PRD: Missing threshold for L4 UEs
CQ: SW245789 Change-Id: Id3afc29ac48effddbea4cb400b19940d2679cb33 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/8821 Tested-by: Jenkins Server Reviewed-by: Christopher T. Phan <cphan@us.ibm.com> Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com> Reviewed-by: Zane Shelley <zshelle@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/8846
Diffstat (limited to 'src/usr/diag/prdf')
-rwxr-xr-xsrc/usr/diag/prdf/common/plat/pegasus/Membuf_acts_NEST.rule10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/usr/diag/prdf/common/plat/pegasus/Membuf_acts_NEST.rule b/src/usr/diag/prdf/common/plat/pegasus/Membuf_acts_NEST.rule
index aeea3c3b9..3f44f6565 100755
--- a/src/usr/diag/prdf/common/plat/pegasus/Membuf_acts_NEST.rule
+++ b/src/usr/diag/prdf/common/plat/pegasus/Membuf_acts_NEST.rule
@@ -603,7 +603,6 @@ group gMbsFir filter singlebit
/** MBSFIR[9]
* MBS_FIR_REG_CACHE_SRW_CE
*/
- #TODO via RTC 22872 ( L4 Line Delete )
(MbsFir, bit(9)) ? clearSecMbsBitsAndLineDelete;
/** MBSFIR[10]
@@ -619,7 +618,6 @@ group gMbsFir filter singlebit
/** MBSFIR[12]
* MBS_FIR_REG_CACHE_CO_CE
*/
- #TODO via RTC 22872 ( L4 Line Delete )
(MbsFir, bit(12)) ? clearSecMbaCalBitsAndLineDelete;
/** MBSFIR[13]
@@ -1331,9 +1329,9 @@ actionclass analyzeFetchUe0
/** Analyze a fetch UE on MBA1 */
actionclass analyzeFetchUe1
{
- funccall("AnalyzeFetchUe1");
- threshold1;
- SUEGenerationPoint;
+ funccall("AnalyzeFetchUe1");
+ threshold1;
+ SUEGenerationPoint;
};
/** Clear MBS SecondaryBits and Line Delete*/
@@ -1359,6 +1357,7 @@ actionclass clearSecMbaCalBitsAndConnL4UE
{
funccall("ClearMbaCalSecondaryBits");
calloutL4;
+ threshold1;
SUEGenerationPoint;
};
@@ -1367,6 +1366,7 @@ actionclass clearSecMbsBitsAndConnL4UE
{
funccall("ClearMbsSecondaryBits");
calloutL4;
+ threshold1;
SUEGenerationPoint;
};
OpenPOWER on IntegriCloud