summaryrefslogtreecommitdiffstats
path: root/src/usr/diag/prdf/common/plat
diff options
context:
space:
mode:
authorChris Phan <cphan@us.ibm.com>2014-08-13 13:58:39 -0500
committerA. Patrick Williams III <iawillia@us.ibm.com>2014-08-14 09:52:21 -0500
commit4cdb4a94cb5d885387e2f62dad9f3d8deb8555b9 (patch)
treead02ae0ec279f6e8da3938abffaf07ae4730655f /src/usr/diag/prdf/common/plat
parentc775a40f4f8ae3e11e52a85e1d2ab6c8585badb9 (diff)
downloadtalos-hostboot-4cdb4a94cb5d885387e2f62dad9f3d8deb8555b9.tar.gz
talos-hostboot-4cdb4a94cb5d885387e2f62dad9f3d8deb8555b9.zip
PRD: Skip Core RE analysis for special case mentioned below
Skip Core RE analysis if its corresponding bit is not set in COREWOF and both Core CS/RE are on at the same time Change-Id: If14234300b0244312dfed9b25632aebe1cbb2c14 CQ: SW273583 Backport: release-fips811 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/12796 Reviewed-by: Zane Shelley <zshelle@us.ibm.com> Tested-by: Zane Shelley <zshelle@us.ibm.com> Squashed: I3d9d7060be488f0a6f472d0ff53801bc3bb3bfd1 Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/12805 Tested-by: Jenkins Server Reviewed-by: A. Patrick Williams III <iawillia@us.ibm.com>
Diffstat (limited to 'src/usr/diag/prdf/common/plat')
-rwxr-xr-xsrc/usr/diag/prdf/common/plat/pegasus/Ex.rule7
1 files changed, 5 insertions, 2 deletions
diff --git a/src/usr/diag/prdf/common/plat/pegasus/Ex.rule b/src/usr/diag/prdf/common/plat/pegasus/Ex.rule
index 10f173d71..dfa64be50 100755
--- a/src/usr/diag/prdf/common/plat/pegasus/Ex.rule
+++ b/src/usr/diag/prdf/common/plat/pegasus/Ex.rule
@@ -1354,9 +1354,9 @@ group gCoreFir filter singlebit
(CoreFir, bit(59)) ? defaultMaskedError;
/** COREFIR[60]
- * DBG_FIR_CHECKSTOP_ON_TRIGGER: debug Trigger Error inject
+ * Debug trigger error inject
*/
- (CoreFir, bit(60)) ? SelfHighThr1;
+ (CoreFir, bit(60)) ? SelfMedThr32PerDay;
/** COREFIR[61]
* SP_INJ_REC_ERR: SCOM or Firmware recoverable Error Inject
@@ -1929,6 +1929,9 @@ group gNcuFir filter singlebit
actionclass analyzeCore
{
funccall("CheckCoreCheckstop");
+ # if core recoverable is not set in COREWOF and
+ # Core CS is on, analyze core checkstop
+ try(funccall("CoreRePresent"), funccall("SetCoreCheckstopCause"));
analyze(gCoreFir);
funccall("MaskIfCoreCheckstop");
funccall("RestartTraceArray");
OpenPOWER on IntegriCloud