diff options
| author | Dean Sanner <dsanner@us.ibm.com> | 2017-12-05 15:10:45 -0600 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2018-09-24 12:17:16 -0500 |
| commit | fcfd722a6abb01f780c10de0f5d801a9c4210ebd (patch) | |
| tree | 49cfafdc273b1aa7989d851d7c17fbb74dd54b0b /src/include/usr/isteps | |
| parent | 69cc45d8f059a113f6bad12e1fdd82123497893a (diff) | |
| download | talos-hostboot-fcfd722a6abb01f780c10de0f5d801a9c4210ebd.tar.gz talos-hostboot-fcfd722a6abb01f780c10de0f5d801a9c4210ebd.zip | |
Support HB running in SMF
Support SMF for P9N/P9C. Lots of minor tweaks to make this
work, but the biggest is to run userspace in problem state
This is needed because for SMF Hostboot will need to run in S=1,
HV=0,PR=1 (and kernel in S=1, HV=1, PR=0)
This commit makes P9 HB userpsace run in HV=0 PR=1 and kernel in
HV=1, PR=0.
Change-Id: Ia4771df5e8858c6b7ae54b0746e62b283afb4bc4
RTC: 197243
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/50530
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Dean Sanner <dsanner@us.ibm.com>
Reviewed-by: Nicholas E. Bofferding <bofferdn@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/include/usr/isteps')
| -rw-r--r-- | src/include/usr/isteps/istep_reasoncodes.H | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/include/usr/isteps/istep_reasoncodes.H b/src/include/usr/isteps/istep_reasoncodes.H index 5d98ca003..d02e5573d 100644 --- a/src/include/usr/isteps/istep_reasoncodes.H +++ b/src/include/usr/isteps/istep_reasoncodes.H @@ -63,6 +63,7 @@ namespace ISTEP MOD_REDISCOVER_I2C_TARGETS = 0x20, MOD_FREQ_ATTR_DATA = 0x21, MOD_SMP_WRAP_PROC_IOVALID = 0x22, + MOD_APPLY_HCODE_GEN_CPU_REGS = 0x23, }; /** @@ -131,6 +132,7 @@ namespace ISTEP RC_MASTER_GET_SBE_BOOT_SEEPROM_FAIL = ISTEP_COMP_ID | 0x48, RC_SLAVE_GET_SBE_BOOT_SEEPROM_FAIL = ISTEP_COMP_ID | 0x49, RC_LINK_TRAIN_ERRORS_FROM_HWP = ISTEP_COMP_ID | 0x4A, + RC_RISK_LEVEL_TOO_LOW = ISTEP_COMP_ID | 0x4B, }; }; |
