diff options
| author | Joe McGill <jmcgill@us.ibm.com> | 2018-07-11 09:14:59 -0500 |
|---|---|---|
| committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2018-07-12 11:08:40 -0400 |
| commit | 1d72c0ee82a26faa76ae433fff8a06e0fa15f6fa (patch) | |
| tree | 3eaa0664f81350d88b603c938394a5d414fefc7c /src/import | |
| parent | 6f42293e77046bdcde1c78a2daf613fe2a72360d (diff) | |
| download | talos-hostboot-1d72c0ee82a26faa76ae433fff8a06e0fa15f6fa.tar.gz talos-hostboot-1d72c0ee82a26faa76ae433fff8a06e0fa15f6fa.zip | |
p9_sbe_check_quiesce -- restore call to p9_int_scrub_caches
52512 removed code related to the DD1 SW based INT reset sequence, to leave
only the HW based reset in production code for DD2 and beyond. It also
erroneously removed the call to/code for p9_int_scrub_caches.
This commit restores the subroutine, and invokes it prior to the HW
quiesce/sync reset into order to scrub/flush the EQC, VPC, IVC, and SBC caches.
Change-Id: I051117e3a18c55aea7267e53eea1652f0cff9790
CQ: SW431898
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/62227
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Reviewed-by: Thi N. Tran <thi@us.ibm.com>
Reviewed-by: Jenny Huynh <jhuynh@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/62245
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import')
| -rw-r--r-- | src/import/chips/p9/procedures/xml/error_info/p9_sbe_check_quiesce_errors.xml | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/import/chips/p9/procedures/xml/error_info/p9_sbe_check_quiesce_errors.xml b/src/import/chips/p9/procedures/xml/error_info/p9_sbe_check_quiesce_errors.xml index 16e414416..9efd215bb 100644 --- a/src/import/chips/p9/procedures/xml/error_info/p9_sbe_check_quiesce_errors.xml +++ b/src/import/chips/p9/procedures/xml/error_info/p9_sbe_check_quiesce_errors.xml @@ -5,7 +5,7 @@ <!-- --> <!-- OpenPOWER HostBoot Project --> <!-- --> -<!-- Contributors Listed Below - COPYRIGHT 2016,2017 --> +<!-- Contributors Listed Below - COPYRIGHT 2016,2018 --> <!-- [+] International Business Machines Corp. --> <!-- --> <!-- --> @@ -177,10 +177,10 @@ <!-- ******************************************************************** --> <hwpError> <sbeError/> - <rc>RC_P9_INT_WORKAROUND_ERR</rc> + <rc>RC_P9_INT_SCRUB_NOT_FINISHED_ERR</rc> <description> Procedure: p9_sbe_check_quiesce - If we hit an error in the INT unit workaround for DD1 part + Cache scrub operation did not finish within programmed wait period </description> <ffdc>TARGET</ffdc> <ffdc>ADDRESS</ffdc> |
