diff options
| author | Chris Yan <fyan@us.ibm.com> | 2016-08-04 15:36:47 -0500 |
|---|---|---|
| committer | William G. Hoffa <wghoffa@us.ibm.com> | 2016-08-09 14:22:33 -0400 |
| commit | d54c522395bb266a125b4fe1d2a96578f3edd5c4 (patch) | |
| tree | 365ed33b8c09e2f52489f09ab168591455f99c3b /src/import/hwpf/fapi2 | |
| parent | c3e0a9ea1d0d43892cce1c507782b72dfec66494 (diff) | |
| download | talos-hostboot-d54c522395bb266a125b4fe1d2a96578f3edd5c4.tar.gz talos-hostboot-d54c522395bb266a125b4fe1d2a96578f3edd5c4.zip | |
Update MR and MT VPD. Add support for Impedance CNTL.
Updated fake vpd
Change-Id: Ibdc07d3cbf517d8bd3f5192218205e3680f7eeb6
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27889
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Brian R. Silver <bsilver@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/27940
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: William G. Hoffa <wghoffa@us.ibm.com>
Diffstat (limited to 'src/import/hwpf/fapi2')
| -rw-r--r-- | src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml | 33 |
1 files changed, 33 insertions, 0 deletions
diff --git a/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml b/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml index e4e340171..7cfb3daef 100644 --- a/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml +++ b/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml @@ -399,6 +399,39 @@ <attribute> <id>ATTR_MSS_MRW_DRAM_2N_MODE</id> </attribute> + <attribute> + <id>ATTR_MSS_VPD_MT_MC_DRV_IMP_CMD_ADDR</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MT_MC_DRV_IMP_CSCID</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MT_PREAMBLE</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKP</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MR_MC_PHASE_ROT_D0_CLKN</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKP</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MR_MC_PHASE_ROT_D1_CLKN</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CA</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CKE</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MT_DIMM_RCD_IBT_CS</id> + </attribute> + <attribute> + <id>ATTR_MSS_VPD_MT_DIMM_RCD_IBT_ODT</id> + </attribute> <!-- ===================================================================== End of temporary definitions ================================================================= --> |
