diff options
author | Chris Steffen <cwsteffen@us.ibm.com> | 2018-07-06 09:49:58 -0500 |
---|---|---|
committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2018-07-12 11:07:39 -0400 |
commit | a048e96b8e00ca1c11df4271f9c53c20ca993ed7 (patch) | |
tree | f49cb85d6ff8cd74c98fecc4492942b3de31ac6a /src/import/hwpf/fapi2 | |
parent | 54007af8d4c0b0d918c1d79594deb817f4a44f9d (diff) | |
download | talos-hostboot-a048e96b8e00ca1c11df4271f9c53c20ca993ed7.tar.gz talos-hostboot-a048e96b8e00ca1c11df4271f9c53c20ca993ed7.zip |
Adding SMP PHY MFG Stress Test
- Sresses the SMP Abus Phy by adding
phase rotator offset to trained link.
This will effectively put us closer to the edge
of the data eye and will reduce margin.
Change-Id: Ibb6c467270e9ad575fdc5065bf0a5bd580fcb83e
CQ: HW453889
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/61962
Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Gary A. Peterson <garyp@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/61969
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/hwpf/fapi2')
-rw-r--r-- | src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml | 9 |
1 files changed, 8 insertions, 1 deletions
diff --git a/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml b/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml index c9552cc25..3c0a7fcbf 100644 --- a/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml +++ b/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml @@ -164,7 +164,14 @@ <id>ATTR_AUX_FUNC_INVOCATION_TIME_MS</id> <default>0x01</default> </attribute> - + <attribute> + <id>ATTR_IO_O_MFG_STRESS_PR_OFFSET_EVEN</id> + <default>0x00</default> + </attribute> + <attribute> + <id>ATTR_IO_O_MFG_STRESS_PR_OFFSET_ODD</id> + <default>0x00</default> + </attribute> <attribute> <id>ATTR_CME_CHTM_TRACE_ENABLE</id> <default>0x00</default> |