diff options
author | Jenny Huynh <jhuynh@us.ibm.com> | 2016-10-05 18:24:24 -0500 |
---|---|---|
committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2016-10-13 09:07:32 -0400 |
commit | 498b30de18b3157bf48697f191e70096f66e9d5e (patch) | |
tree | d61a7938fcff53ca80e7ed88feb6420f3893335c /src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml | |
parent | 9d861ca8737d90d8005169e2efb479625da267a1 (diff) | |
download | talos-hostboot-498b30de18b3157bf48697f191e70096f66e9d5e.tar.gz talos-hostboot-498b30de18b3157bf48697f191e70096f66e9d5e.zip |
Adding support to setup INT BAR registers
> Attributes are intended to be enabled under cronus only
> Added initToZero tag to attribute defs for future use
> Added temp default values for attributes
Change-Id: I130a163e2f2c85c22181747b694b71a9d6f0aaaa
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/30767
Dev-Ready: Jenny Huynh <jhuynh@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: DAVID M. KAUER <dmkauer@us.ibm.com>
Reviewed-by: Matt K. Light <mklight@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/30768
Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Diffstat (limited to 'src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml')
-rw-r--r-- | src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml | 49 |
1 files changed, 48 insertions, 1 deletions
diff --git a/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml b/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml index 1f798afc3..337518aa4 100644 --- a/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml +++ b/src/import/hwpf/fapi2/xml/attribute_info/hb_temp_defaults.xml @@ -139,7 +139,54 @@ <default>0</default> </attribute> - + <attribute> + <id>ATTR_PROC_INT_CQ_PC_BAR_ENABLE</id> + <default>0x0</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_PC_BAR_BASE_ADDR_OFFSET</id> + <default>0x0000000000000000</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_PC_BAR_BASE_ADDR_OFFSET_MASK</id> + <default>0x0000000000000000</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_VC_BAR_ENABLE</id> + <default>0x0</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_VC_BAR_BASE_ADDR_OFFSET</id> + <default>0x0000000000000000</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_VC_BAR_BASE_ADDR_OFFSET_MASK</id> + <default>0x0000000000000000</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_TM1_BAR_ENABLE</id> + <default>0x0</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_TM1_BAR_BASE_ADDR_OFFSET</id> + <default>0x0000000000000000</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_TM1_BAR_PAGE_SIZE</id> + <default>0x0000000000000000</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_IC_BAR_ENABLE</id> + <default>0x0</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_IC_BAR_BASE_ADDR_OFFSET</id> + <default>0x0000000000000000</default> + </attribute> + <attribute> + <id>ATTR_PROC_INT_CQ_IC_BAR_PAGE_SIZE</id> + <default>0x0000000000000000</default> + </attribute> <!-- ===================================================================== End of temporary definitions |