summaryrefslogtreecommitdiffstats
path: root/src/import/generic/memory/lib/utils/mc/gen_mss_port_traits.H
diff options
context:
space:
mode:
authorAlvin Wang <wangat@tw.ibm.com>2019-01-29 02:13:09 -0600
committerDaniel M. Crowell <dcrowell@us.ibm.com>2019-02-05 17:01:43 -0600
commitc9b82b3883b174d1cf181e9f0b9c9f261ccfa132 (patch)
tree64dcc0d2355b445418eaece1e8de6b3117504d23 /src/import/generic/memory/lib/utils/mc/gen_mss_port_traits.H
parentbd7d0b7b5d90275064bdb3ca6a5cd1e36f37bcf7 (diff)
downloadtalos-hostboot-c9b82b3883b174d1cf181e9f0b9c9f261ccfa132.tar.gz
talos-hostboot-c9b82b3883b174d1cf181e9f0b9c9f261ccfa132.zip
Adds exp_draminit_mc
Change-Id: Ib4a31d2893c5524e3b2ce9128a2c4900bd82b2c0 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/68597 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/68920 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/generic/memory/lib/utils/mc/gen_mss_port_traits.H')
-rw-r--r--src/import/generic/memory/lib/utils/mc/gen_mss_port_traits.H30
1 files changed, 30 insertions, 0 deletions
diff --git a/src/import/generic/memory/lib/utils/mc/gen_mss_port_traits.H b/src/import/generic/memory/lib/utils/mc/gen_mss_port_traits.H
index 3d1dea5e6..a5bdb2b77 100644
--- a/src/import/generic/memory/lib/utils/mc/gen_mss_port_traits.H
+++ b/src/import/generic/memory/lib/utils/mc/gen_mss_port_traits.H
@@ -22,3 +22,33 @@
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
+
+///
+/// @file gen_mss_port_traits.H
+/// @brief Contains the port traits definition
+///
+// *HWP HWP Owner: Stephen Glancy <sglancy@us.ibm.com>
+// *HWP HWP Backup: Andre Marin <aamarin@us.ibm.com>
+// *HWP Team: Memory
+// *HWP Level: 3
+// *HWP Consumed by: HB:FSP
+
+#ifndef _GEN_MSS_PORT_TRAITS_H_
+#define _GEN_MSS_PORT_TRAITS_H_
+
+#include <fapi2.H>
+
+namespace mss
+{
+
+///
+/// @class Traits and policy class for port
+/// @tparam MC the memory controller type
+/// @tparam fapi2::TargetType port type
+///
+template< mss::mc_type MC, fapi2::TargetType T >
+class portTraits;
+
+} // ns mss
+
+#endif
OpenPOWER on IntegriCloud