diff options
author | Devon Baughen <devon.baughen1@ibm.com> | 2019-06-14 15:55:50 -0500 |
---|---|---|
committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2019-06-25 09:20:59 -0500 |
commit | 04a0314a1b44d4bbb39257e3829bb47e6aa0166b (patch) | |
tree | 6f05a3b6d5aa71421d859099701af1ee45c54003 /src/import/chips/p9a/procedures/hwp/memory/p9a_omi_train.C | |
parent | d58f3a70853561086ed2d2b128a758004cc575cb (diff) | |
download | talos-hostboot-04a0314a1b44d4bbb39257e3829bb47e6aa0166b.tar.gz talos-hostboot-04a0314a1b44d4bbb39257e3829bb47e6aa0166b.zip |
add manual omi training sequence
Change-Id: I76979bacddd8054d6935651d67051bf515a330c5
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78986
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/79126
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9a/procedures/hwp/memory/p9a_omi_train.C')
-rw-r--r-- | src/import/chips/p9a/procedures/hwp/memory/p9a_omi_train.C | 22 |
1 files changed, 20 insertions, 2 deletions
diff --git a/src/import/chips/p9a/procedures/hwp/memory/p9a_omi_train.C b/src/import/chips/p9a/procedures/hwp/memory/p9a_omi_train.C index f26f85a87..aeb0d9fe8 100644 --- a/src/import/chips/p9a/procedures/hwp/memory/p9a_omi_train.C +++ b/src/import/chips/p9a/procedures/hwp/memory/p9a_omi_train.C @@ -62,6 +62,15 @@ fapi2::ReturnCode p9a_omi_train( const fapi2::Target<fapi2::TARGET_TYPE_OMI>& i_ FAPI_INF("%s Start p9a_omi_train", mss::c_str(i_target)); const auto l_mc = mss::find_target<fapi2::TARGET_TYPE_MC>(i_target); + uint32_t l_prbs_time; + uint64_t PRBS_TIME; + uint8_t l_sim = 0; + + FAPI_TRY( mss::attr::get_is_simulation( l_sim) ); + + FAPI_TRY(mss::attr::get_omi_dl_preipl_prbs_time(i_target, l_prbs_time), + "Error from FAPI_ATTR_GET (ATTR_OMI_DL_PREIPL_PRBS_TIME)"); + PRBS_TIME = l_prbs_time * mss::common_timings::DELAY_1MS; FAPI_TRY(mss::mc::setup_mc_mcn_config_helper(l_mc)); FAPI_TRY(mss::mc::setup_mc_config1_helper(i_target)); @@ -70,8 +79,17 @@ fapi2::ReturnCode p9a_omi_train( const fapi2::Target<fapi2::TARGET_TYPE_OMI>& i_ FAPI_TRY(mss::mc::setup_mc_rmt_config_helper(i_target)); // *_CONFIG0 should be the last one written, since it starts the training. - FAPI_TRY(mss::mc::setup_mc_config0_helper(i_target)); - + // We are not using the pre-ipl PRBS auto training mode because it doesn't function properly in Axone + // Enable training state 6 to send TS3 + FAPI_TRY(mss::mc::setup_mc_config0_helper(i_target, mss::mc::train_mode::TX_TRAINING_STATE3)); + // Set configurable delay based on the PRBS ATTR and SIM mode + FAPI_TRY(fapi2::delay(PRBS_TIME, mss::common_timings::DELAY_1US)); + FAPI_DBG("OMI Training Pre-ipl PRBS Time = %dns", + (l_sim ? mss::common_timings::DELAY_1US : PRBS_TIME)); + // Enable training state 1 to send Pattern A + FAPI_TRY(mss::mc::setup_mc_config0_helper(i_target, mss::mc::train_mode::TX_PATTERN_A)); + // Enable training state 8 for auto training + FAPI_TRY(mss::mc::setup_mc_config0_helper(i_target, mss::mc::train_mode::ENABLE_AUTO_TRAINING)); fapi_try_exit: return fapi2::current_err; |