summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures
diff options
context:
space:
mode:
authorRichard J. Knight <rjknight@us.ibm.com>2016-08-24 17:09:31 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2016-08-25 15:29:12 -0400
commit471022be58d2aa2067f0546c2b43d3dc1f9f9ea6 (patch)
tree7ae249e6fb28c6d8607657a5027b2d047ef8a48c /src/import/chips/p9/procedures
parent545e3d6c29a897eb3a4e9d16ee6326edebd57b76 (diff)
downloadtalos-hostboot-471022be58d2aa2067f0546c2b43d3dc1f9f9ea6.tar.gz
talos-hostboot-471022be58d2aa2067f0546c2b43d3dc1f9f9ea6.zip
Change target types for memory FFDC
-Added <targetType> tag and updated file to include TARGET_TYPE_MCA for TARGET_IN_ERROR recently added Change-Id: If32ab89d4c368d6c5fff948f68a6d13dbdc707d2 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28761 Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Dev-Ready: Brent Wieman <bwieman@us.ibm.com> Dev-Ready: Brian R. Silver <bsilver@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Brian R. Silver <bsilver@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/28762 Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures')
-rw-r--r--src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_draminit_training.xml49
-rw-r--r--src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_lib.xml43
2 files changed, 44 insertions, 48 deletions
diff --git a/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_draminit_training.xml b/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_draminit_training.xml
index fcd86d332..10ac3b126 100644
--- a/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_draminit_training.xml
+++ b/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_draminit_training.xml
@@ -125,12 +125,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -150,12 +150,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -175,12 +175,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -200,12 +200,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -225,11 +225,11 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
<target>TARGET_IN_ERROR</target>
</collectRegisterFfdc>
<callout>
@@ -250,12 +250,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -275,12 +275,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -300,12 +300,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -325,12 +325,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -350,12 +350,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -375,12 +375,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -400,12 +400,12 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_FAILURE_DISABLE_REGS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_STATUS</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_DIMM</targetType>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -428,6 +428,7 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_DRAMINIT_TRAINING_ERROR_INFO</id>
<target>TARGET_IN_ERROR</target>
+ <targetType>TARGET_TYPE_MCA</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
diff --git a/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_lib.xml b/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_lib.xml
index 5ce8c46cf..4b6610fe4 100644
--- a/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_lib.xml
+++ b/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_lib.xml
@@ -169,12 +169,7 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_CCS_FAILURE</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
- </collectRegisterFfdc>
- <collectRegisterFfdc>
- <id>REG_FFDC_PHY_MR_SHADOW_REGS</id>
- <target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
+ <targetType>TARGET_TYPE_MCBIST</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -192,12 +187,7 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_CCS_FAILURE</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
- </collectRegisterFfdc>
- <collectRegisterFfdc>
- <id>REG_FFDC_PHY_MR_SHADOW_REGS</id>
- <target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
+ <targetType>TARGET_TYPE_MCBIST</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -215,12 +205,7 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_CCS_FAILURE</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
- </collectRegisterFfdc>
- <collectRegisterFfdc>
- <id>REG_FFDC_PHY_MR_SHADOW_REGS</id>
- <target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
+ <targetType>TARGET_TYPE_MCBIST</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -237,12 +222,7 @@
<collectRegisterFfdc>
<id>REG_FFDC_MSS_CCS_FAILURE</id>
<target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
- </collectRegisterFfdc>
- <collectRegisterFfdc>
- <id>REG_FFDC_PHY_MR_SHADOW_REGS</id>
- <target>TARGET_IN_ERROR</target>
- <targetType>TARGET_TYPE_PROC_CHIP</targetType>
+ <targetType>TARGET_TYPE_MCBIST</targetType>
</collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
@@ -256,6 +236,11 @@
<hwpError>
<rc>RC_MSS_MCBIST_TIMEOUT</rc>
<description>MCBIST program failed to return in the time allowed</description>
+ <collectRegisterFfdc>
+ <id>REG_FFDC_MSS_CCS_FAILURE</id>
+ <target>TARGET_IN_ERROR</target>
+ <targetType>TARGET_TYPE_MCBIST</targetType>
+ </collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
<priority>HIGH</priority>
@@ -266,6 +251,11 @@
<rc>RC_MSS_MCBIST_MULTIPLE_FAIL_BITS</rc>
<description>MCBIST program appeared to have failed, but set conflicting bits in the status register</description>
<ffdc>STATUS_REGISTER</ffdc>
+ <collectRegisterFfdc>
+ <id>REG_FFDC_MSS_CCS_FAILURE</id>
+ <target>TARGET_IN_ERROR</target>
+ <targetType>TARGET_TYPE_MCBIST</targetType>
+ </collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
<priority>HIGH</priority>
@@ -276,6 +266,11 @@
<rc>RC_MSS_MCBIST_UNKNOWN_FAILURE</rc>
<description>MCBIST program reported a failure but no error status was found</description>
<ffdc>STATUS_REGISTER</ffdc>
+ <collectRegisterFfdc>
+ <id>REG_FFDC_MSS_CCS_FAILURE</id>
+ <target>TARGET_IN_ERROR</target>
+ <targetType>TARGET_TYPE_MCBIST</targetType>
+ </collectRegisterFfdc>
<callout>
<target>TARGET_IN_ERROR</target>
<priority>HIGH</priority>
OpenPOWER on IntegriCloud