diff options
| author | Joachim Fenkes <fenkes@de.ibm.com> | 2018-02-21 09:24:02 +0100 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2018-03-23 17:47:29 -0400 |
| commit | b8da2d84dff33879af167af26ddff593950231ca (patch) | |
| tree | 44762c39c452f33d5b2233e7def0cf54ada16828 /src/import/chips/p9/procedures/xml | |
| parent | eea4b09a3e85ad869a445d8eda5b0040b9b2c10b (diff) | |
| download | talos-hostboot-b8da2d84dff33879af167af26ddff593950231ca.tar.gz talos-hostboot-b8da2d84dff33879af167af26ddff593950231ca.zip | |
p9_sbe_lpc_init: Fix timeout setup
Factor LPC register access out into its own utility function, with
added timeout for the ADU access and proper FFDC if the ADU times out.
CQ: SW418354
Change-Id: Ief05ccb022eeb1ec45d2f49f386fb58231966058
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/54637
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Reviewed-by: Prachi Gupta <pragupta@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/54642
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml')
| -rw-r--r-- | src/import/chips/p9/procedures/xml/error_info/p9_sbe_lpc_init_errors.xml | 22 |
1 files changed, 22 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/xml/error_info/p9_sbe_lpc_init_errors.xml b/src/import/chips/p9/procedures/xml/error_info/p9_sbe_lpc_init_errors.xml index 428a2f669..e14772a31 100644 --- a/src/import/chips/p9/procedures/xml/error_info/p9_sbe_lpc_init_errors.xml +++ b/src/import/chips/p9/procedures/xml/error_info/p9_sbe_lpc_init_errors.xml @@ -23,4 +23,26 @@ <!-- --> <!-- IBM_PROLOG_END_TAG --> <hwpErrors> + <sbeTarget>TARGET_CHIP</sbeTarget> + <hwpError> + <sbeError/> + <rc>RC_LPC_ACCESS_TIMEOUT</rc> + <description>An attempt to read/write data in the LPC address space via the Alter/Display unit timed out.</description> + <ffdc>COUNT</ffdc> + <ffdc>COMMAND</ffdc> + <ffdc>DATA</ffdc> + <ffdc>STATUS</ffdc> + <callout> + <procedure>CODE</procedure> + <priority>HIGH</priority> + </callout> + <callout> + <target>TARGET_CHIP</target> + <targetType>TARGET_TYPE_PROC_CHIP</targetType> + <priority>MEDIUM</priority> + </callout> + <deconfigure> + <target>TARGET_CHIP</target> + </deconfigure> + </hwpError> </hwpErrors> |
