summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/xml
diff options
context:
space:
mode:
authorClaus Michael Olsen <cmolsen@us.ibm.com>2017-11-13 13:53:08 -0600
committerDaniel M. Crowell <dcrowell@us.ibm.com>2018-03-13 10:19:37 -0400
commit50a391ac596550fed28c09c253a1e6a6ffa59f9a (patch)
treed7da0d106474d045527f7ba10be4b5a882de1071 /src/import/chips/p9/procedures/xml
parentb5986b2c0d1ae8065fd74948e38be8aabe7eb257 (diff)
downloadtalos-hostboot-50a391ac596550fed28c09c253a1e6a6ffa59f9a.tar.gz
talos-hostboot-50a391ac596550fed28c09c253a1e6a6ffa59f9a.zip
HW425038 INT ARX timeout workaround - Updated initfiles to 49241
Change-Id: I7b90137248388c8e54bffc63a168f590c5b38d71 Original-Change-Id: I42a3601917ab4d4b32b32e03d33ffa1f8c0da25f Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/49608 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com> Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com> Dev-Ready: Kahn C. Evans <kahnevan@us.ibm.com> Reviewed-by: Richard J. Knight <rjknight@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/55592 CI-Ready: Daniel M. Crowell <dcrowell@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml')
-rw-r--r--src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml36
1 files changed, 33 insertions, 3 deletions
diff --git a/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml b/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml
index b16907577..f523ff348 100644
--- a/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml
+++ b/src/import/chips/p9/procedures/xml/attribute_info/chip_ec_attributes.xml
@@ -5575,10 +5575,40 @@
</ec>
</chip>
</chipEcFeature>
+</attribute>
+ <!-- ******************************************************************** -->
+ <!-- NOTE: This attribute is used in an initfile to qualify the contents
+ of a GPTR ring. There is special processing in place to move the
+ GPTR content into the OVERLAYS section for Nimbus DD2+ and
+ Cumulus systems, due to this additional special processing
+ two attributes are required. DD2+ GPTR ring content should
+ be placed in p9.xx.gptr.scan.overlays.initfiles -->
+ <attribute>
+ <id>ATTR_CHIP_EC_FEATURE_HW407330_DD2</id>>
+ <targetType>TARGET_TYPE_PROC_CHIP</targetType>
+ <description>
+ Nimbus DD1/DD2: State Latches for Atomic CAS during ntl fence don't get reset.
+ </description>
+ <chipEcFeature>
+ <chip>
+ <name>ENUM_ATTR_NAME_NIMBUS</name>
+ <ec>
+ <value>0x20</value>
+ <test>EQUAL</test>
+ </ec>
+ </chip>
+ </chipEcFeature>
</attribute>
+
<!-- ******************************************************************** -->
+ <!-- NOTE: This attribute is used in an initfile to qualify the contents
+ of a GPTR ring. There is special processing in place to move the
+ GPTR content into the OVERLAYS section for Nimbus DD2+ and
+ Cumulus systems, due to this additional special processing
+ two attributes are required. DD1 GPTR ring content should
+ be placed in p9.xx.gptr.scan.initfiles -->
<attribute>
- <id>ATTR_CHIP_EC_FEATURE_HW407330</id>>
+ <id>ATTR_CHIP_EC_FEATURE_HW407330_DD1</id>>
<targetType>TARGET_TYPE_PROC_CHIP</targetType>
<description>
Nimbus DD1/DD2: State Latches for Atomic CAS during ntl fence don't get reset.
@@ -5587,8 +5617,8 @@
<chip>
<name>ENUM_ATTR_NAME_NIMBUS</name>
<ec>
- <value>0x21</value>
- <test>LESS_THAN</test>
+ <value>0x10</value>
+ <test>EQUAL</test>
</ec>
</chip>
</chipEcFeature>
OpenPOWER on IntegriCloud