diff options
author | Andre Marin <aamarin@us.ibm.com> | 2018-07-24 00:02:23 -0500 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2018-08-06 09:32:54 -0500 |
commit | 6a03e838d00c6fb01525019c9b8c1cc3c667c7d3 (patch) | |
tree | b2d8639f14c4e910c5a5b6efc60f17f34cde096f /src/import/chips/p9/procedures/xml/error_info | |
parent | 95b925b6af0e553da06f61d89d2a0c1616882e29 (diff) | |
download | talos-hostboot-6a03e838d00c6fb01525019c9b8c1cc3c667c7d3.tar.gz talos-hostboot-6a03e838d00c6fb01525019c9b8c1cc3c667c7d3.zip |
Generalize byte reading from SPD reading, for exp i2c reuse
Change-Id: I388e5abd6639464514fb9ca2d555362e431b753c
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/63209
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/63538
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/xml/error_info')
-rw-r--r-- | src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_general_errors.xml | 24 | ||||
-rw-r--r-- | src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_spd_decode.xml | 22 |
2 files changed, 24 insertions, 22 deletions
diff --git a/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_general_errors.xml b/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_general_errors.xml index 4f63f6bc1..fc5d460eb 100644 --- a/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_general_errors.xml +++ b/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_general_errors.xml @@ -141,4 +141,28 @@ </callout> </hwpError> + + <hwpError> + <rc>RC_MSS_FAILED_DATA_INTEGRITY_CHECK</rc> + <description> + Bad data received. + Settings are incorrect for received data. + This could be code problem (decoding) or bad data. + </description> + <ffdc>VALUE</ffdc> + <ffdc>BYTE</ffdc> + <ffdc>FFDC_CODE</ffdc> + <callout> + <procedure>CODE</procedure> + <priority>MEDIUM</priority> + </callout> + <callout> + <target>TARGET</target> + <priority>HIGH</priority> + </callout> + <deconfigure> + <target>TARGET</target> + </deconfigure> + </hwpError> + </hwpErrors> diff --git a/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_spd_decode.xml b/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_spd_decode.xml index e37308594..a1310dec2 100644 --- a/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_spd_decode.xml +++ b/src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_spd_decode.xml @@ -97,28 +97,6 @@ </hwpError> <hwpError> - <rc>RC_MSS_BAD_SPD</rc> - <description> - Bad SPD data received. - Settings are incorrect within SPD. - This could be code problem (decoding) or bad SPD - </description> - <ffdc>VALUE</ffdc> - <ffdc>BYTE</ffdc> - <callout> - <procedure>CODE</procedure> - <priority>MEDIUM</priority> - </callout> - <callout> - <target>DIMM_TARGET</target> - <priority>HIGH</priority> - </callout> - <deconfigure> - <target>DIMM_TARGET</target> - </deconfigure> - </hwpError> - - <hwpError> <rc>RC_MSS_INVALID_DRAM_GEN</rc> <description> Received a DRAM gen unsupported by the SPD decoder factory |