summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/nest/p9_fbc_utils.H
diff options
context:
space:
mode:
authorJoe McGill <jmcgill@us.ibm.com>2015-11-09 13:28:05 -0600
committerStephen Cprek <smcprek@us.ibm.com>2016-02-19 15:31:51 -0600
commit32ea3634063717c5e4db7a54333d1f1d4c3bc185 (patch)
treea9db7aa9dc2197e8d62b7b481997ed04bf63cd4a /src/import/chips/p9/procedures/hwp/nest/p9_fbc_utils.H
parent06ff01786a8857940f14170d6017a8e0467c0ecc (diff)
downloadtalos-hostboot-32ea3634063717c5e4db7a54333d1f1d4c3bc185.tar.gz
talos-hostboot-32ea3634063717c5e4db7a54333d1f1d4c3bc185.zip
Updates for p9_revert_sbe_mcs_setup, p9_sbe_mcs_setup (Level 2)
Add p9_revert_sbe_mcs_setup L2 content Update p9_sbe_mcs_setup to consider drawer base address, MI target type Add common routine in p9_fbc_utils to determine chip base addresses Update p9_sbe_bootloader to reference common base address routine Change size of fabric system ID attribute to accomodate small sytem memory map Change-Id: Ifaf016b04c8cf7efbd6e5ee668f22a8059f0ed8d Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/21908 Tested-by: Jenkins Server Reviewed-by: Thi N. Tran <thi@us.ibm.com> Reviewed-by: CHRISTINA L. GRAVES <clgraves@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://gfw160.aus.stglabs.ibm.com:8080/gerrit/23172 Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/nest/p9_fbc_utils.H')
-rw-r--r--src/import/chips/p9/procedures/hwp/nest/p9_fbc_utils.H13
1 files changed, 13 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/nest/p9_fbc_utils.H b/src/import/chips/p9/procedures/hwp/nest/p9_fbc_utils.H
index 9411821d1..6bccaba5d 100644
--- a/src/import/chips/p9/procedures/hwp/nest/p9_fbc_utils.H
+++ b/src/import/chips/p9/procedures/hwp/nest/p9_fbc_utils.H
@@ -82,6 +82,19 @@ extern "C" {
fapi2::ReturnCode p9_fbc_utils_override_fbc_stop(
const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target);
+///
+/// @brief Return base address origin (non-mirrored/mirrored) for this chip
+///
+/// @param[in] i_target Reference to processor chip target
+/// @param[out] o_base_address_nm Non-mirrored base address for this chip
+/// @param[out] o_base_address_m Mirrored base address for this chip
+/// @return fapi::ReturnCode, FAPI2_RC_SUCCESS if success, else error code.
+///
+ fapi2::ReturnCode p9_fbc_utils_get_chip_base_address(
+ const fapi2::Target<fapi2::TARGET_TYPE_PROC_CHIP>& i_target,
+ uint64_t& o_base_address_nm,
+ uint64_t& o_base_address_m);
+
} // extern "C"
#endif // _P9_FBC_UTILS_H_
OpenPOWER on IntegriCloud