summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/phy/ddr_phy.H
diff options
context:
space:
mode:
authorJacob Harvey <jlharvey@us.ibm.com>2017-06-16 14:25:21 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2017-06-25 13:17:49 -0400
commit5fd4a6a86be690ca464915ee60dbdd634a2d15cf (patch)
tree92b026706ca168df2a310b4095e221f02568a4aa /src/import/chips/p9/procedures/hwp/memory/lib/phy/ddr_phy.H
parent225dd80d349fa0d37c97dcc170133cf51e1d00d2 (diff)
downloadtalos-hostboot-5fd4a6a86be690ca464915ee60dbdd634a2d15cf.tar.gz
talos-hostboot-5fd4a6a86be690ca464915ee60dbdd634a2d15cf.zip
Fix draminit_training wrapper and function
Change-Id: I2bd698e838be576adb5fd8af6bd0805de2bb7585 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42069 Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42074 Reviewed-by: Hostboot Team <hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/memory/lib/phy/ddr_phy.H')
-rw-r--r--src/import/chips/p9/procedures/hwp/memory/lib/phy/ddr_phy.H9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/memory/lib/phy/ddr_phy.H b/src/import/chips/p9/procedures/hwp/memory/lib/phy/ddr_phy.H
index 69c776666..bb0a3a847 100644
--- a/src/import/chips/p9/procedures/hwp/memory/lib/phy/ddr_phy.H
+++ b/src/import/chips/p9/procedures/hwp/memory/lib/phy/ddr_phy.H
@@ -111,6 +111,15 @@ fapi2::ReturnCode reset_delay_values( const fapi2::Target<fapi2::TARGET_TYPE_MCB
fapi2::ReturnCode check_bang_bang_lock( const fapi2::Target<fapi2::TARGET_TYPE_MCBIST>& i_target );
///
+/// @brief Write the READ_VREF register to enable and or to skip the read centering cal
+/// @param[in] i_target the MCA target associated with this cal setup
+/// @param[in] i_cal_steps_enabled fapi2::buffer<uint8_t> representing the cal steps to enable
+/// @return FAPI2_RC_SUCCESS iff setup was successful
+///
+fapi2::ReturnCode setup_read_vref_config1( const fapi2::Target<fapi2::TARGET_TYPE_MCA>& i_target,
+ const fapi2::buffer<uint32_t>& i_cal_steps_enabled);
+
+///
/// @brief Configure the DP16 sysclk
/// @param[in] i_target a MCBIST target
/// @return FAPI2_RC_SUCCESs iff ok
OpenPOWER on IntegriCloud