diff options
author | Brian Silver <bsilver@us.ibm.com> | 2016-12-15 12:10:44 -0600 |
---|---|---|
committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2016-12-16 10:00:20 -0500 |
commit | c5e38aebcc89f58af2d0fa93dc1f7dd859f1b6ee (patch) | |
tree | 25624d4f43411832829a4a413d03c29c26f914cd /src/import/chips/p9/procedures/hwp/memory/lib/mc/xlate.C | |
parent | c015ff28357e729c89e59003559c55bee493f397 (diff) | |
download | talos-hostboot-c5e38aebcc89f58af2d0fa93dc1f7dd859f1b6ee.tar.gz talos-hostboot-c5e38aebcc89f58af2d0fa93dc1f7dd859f1b6ee.zip |
Change R17/R16 bits for 1R DIMM config depending on slot configs
Change-Id: I71a2ee3df032b18646534032b9c6f8347ccf8ab2
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/33914
Dev-Ready: Brian R. Silver <bsilver@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: SHELTON LEUNG <sleung@us.ibm.com>
Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com>
Reviewed-by: Jenny Huynh <jhuynh@us.ibm.com>
Reviewed-by: Joseph J. McGill <jmcgill@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/33924
Reviewed-by: Hostboot Team <hostboot@us.ibm.com>
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/memory/lib/mc/xlate.C')
-rw-r--r-- | src/import/chips/p9/procedures/hwp/memory/lib/mc/xlate.C | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/src/import/chips/p9/procedures/hwp/memory/lib/mc/xlate.C b/src/import/chips/p9/procedures/hwp/memory/lib/mc/xlate.C index 233c0f8d5..4ee7c399e 100644 --- a/src/import/chips/p9/procedures/hwp/memory/lib/mc/xlate.C +++ b/src/import/chips/p9/procedures/hwp/memory/lib/mc/xlate.C @@ -1172,8 +1172,8 @@ fapi2::ReturnCode xlate_dimm_1R1T8Gbx4( const dimm::kind& i_kind, fapi2::buffer<uint64_t>& io_xlate1, fapi2::buffer<uint64_t>& io_xlate2 ) { - constexpr uint64_t R16_MAP_ALL_1R(0b00110); - constexpr uint64_t R16_MAP_NOT_ALL_1R(0b00101); + constexpr uint64_t R16_MAP_ALL_1R(0b00101); + constexpr uint64_t R16_MAP_NOT_ALL_1R(0b00110); const auto R16_MAP = all_slots_1R_helper(i_kind.iv_target) ? R16_MAP_ALL_1R : R16_MAP_NOT_ALL_1R; // We're more or less a 1R 4Gbx4 with an extra row. So lets setup like that and add our row in. @@ -1209,8 +1209,8 @@ fapi2::ReturnCode xlate_dimm_1R1T16Gbx4( const dimm::kind& i_kind, fapi2::buffer<uint64_t>& io_xlate1, fapi2::buffer<uint64_t>& io_xlate2 ) { - constexpr uint64_t R17_MAP_ALL_1R(0b00101); - constexpr uint64_t R17_MAP_NOT_ALL_1R(0b00100); + constexpr uint64_t R17_MAP_ALL_1R(0b00100); + constexpr uint64_t R17_MAP_NOT_ALL_1R(0b00101); const auto R17_MAP = all_slots_1R_helper(i_kind.iv_target) ? R17_MAP_ALL_1R : R17_MAP_NOT_ALL_1R; // We're more or less a 1R 8Gbx4 with an extra row. So lets setup like that and add our row in. |