summaryrefslogtreecommitdiffstats
path: root/src/import/chips/p9/procedures/hwp/memory/lib/dimm/ddr4/mrs06.C
diff options
context:
space:
mode:
authorJacob Harvey <jlharvey@us.ibm.com>2017-02-27 11:18:02 -0600
committerDaniel M. Crowell <dcrowell@us.ibm.com>2017-07-24 10:56:53 -0400
commitf523eaa79a8c68fb76c5bbbb66aeacb0063f7001 (patch)
tree4d8954add3fcfff5cc010307a7ff3c005f4b1774 /src/import/chips/p9/procedures/hwp/memory/lib/dimm/ddr4/mrs06.C
parent76ac1bc7211ba27de082ecc94d875794e10398ea (diff)
downloadtalos-hostboot-f523eaa79a8c68fb76c5bbbb66aeacb0063f7001.tar.gz
talos-hostboot-f523eaa79a8c68fb76c5bbbb66aeacb0063f7001.zip
L3 support for ddr_phy_reset, termination_control
Change-Id: I06a2911a7df14c4bbdcef86df4bdf95686c7eabd Original-Change-Id: I70ad1f23dabc4b9f169821b30a903a200f52fbc4 Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42437 Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com> Reviewed-by: Louis Stermole <stermole@us.ibm.com> Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com> Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com> Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/43446 Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Reviewed-by: JACOB L. HARVEY <jlharvey@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/memory/lib/dimm/ddr4/mrs06.C')
-rw-r--r--src/import/chips/p9/procedures/hwp/memory/lib/dimm/ddr4/mrs06.C2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/import/chips/p9/procedures/hwp/memory/lib/dimm/ddr4/mrs06.C b/src/import/chips/p9/procedures/hwp/memory/lib/dimm/ddr4/mrs06.C
index 104657819..3064909f3 100644
--- a/src/import/chips/p9/procedures/hwp/memory/lib/dimm/ddr4/mrs06.C
+++ b/src/import/chips/p9/procedures/hwp/memory/lib/dimm/ddr4/mrs06.C
@@ -27,7 +27,7 @@
/// @file mrs06.C
/// @brief Run and manage the DDR4 MRS06 loading
///
-// *HWP HWP Owner: Jacob Harvey <jlharvey@us.ibm.com>
+// *HWP HWP Owner: Brian Silver <bsilver@us.ibm.com>
// *HWP HWP Backup: Andre Marin <aamarin@us.ibm.com>
// *HWP Team: Memory
// *HWP Level: 1
OpenPOWER on IntegriCloud