diff options
| author | Prem Shanker Jha <premjha2@in.ibm.com> | 2017-04-21 02:44:33 -0500 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2017-04-27 09:19:41 -0400 |
| commit | bc0fcd6739f1f02548f794db7af28d423b313970 (patch) | |
| tree | 97e5afa0eb1e54193027ffe6c67dda6d65a2cdea /src/import/chips/p9/procedures/hwp/lib | |
| parent | f9b9bf81b84557eb4e55f96f5b18b5c9dcb51970 (diff) | |
| download | talos-hostboot-bc0fcd6739f1f02548f794db7af28d423b313970.tar.gz talos-hostboot-bc0fcd6739f1f02548f794db7af28d423b313970.zip | |
PM: Updated QM mode flags for CME.
Updates following fields of QM Flags in CME Image header :
- ATTR_SYSTEM_RESCLK_ENABLE
- ATTR_SYSTEM_IVRMS_ENABLED
- ATTR_SYSTEM_WOF_ENABLED
Change-Id: I5126231f0c5eb3b39f7e1ce48ddb09a5cd6e3fa7
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39543
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: CHRISTOPHER M. RIEDL <cmriedl@us.ibm.com>
Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39544
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/lib')
| -rw-r--r-- | src/import/chips/p9/procedures/hwp/lib/p9_hcd_memmap_base.H | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/lib/p9_hcd_memmap_base.H b/src/import/chips/p9/procedures/hwp/lib/p9_hcd_memmap_base.H index 1112d4942..b687e9199 100644 --- a/src/import/chips/p9/procedures/hwp/lib/p9_hcd_memmap_base.H +++ b/src/import/chips/p9/procedures/hwp/lib/p9_hcd_memmap_base.H @@ -362,6 +362,9 @@ HCD_CONST(CME_STOP_8_TO_5_BIT_POS, 0x10000000) HCD_CONST(CME_STOP_11_TO_8_BIT_POS, 0x08000000) HCD_CONST(CME_QUEUED_SCAN_DISABLE_BIT_POS, 0x00000002) HCD_CONST(CME_SKIP_CORE_POWEROFF_BIT_POS, 0x00000001) +HCD_CONST(CME_QM_FLAG_RESCLK_ENABLE, 0x8000) +HCD_CONST(CME_QM_FLAG_SYS_IVRM_ENABLE, 0x4000) +HCD_CONST(CME_QM_FLAG_SYS_WOF_ENABLE, 0x2000) /// CME Hcode |
