diff options
| author | Yue Du <daviddu@us.ibm.com> | 2016-10-20 13:56:29 -0500 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2016-11-04 22:02:07 -0400 |
| commit | 13050e83b5bc48725f5e0753e60f5a634deab0d2 (patch) | |
| tree | a882dc42c5d2c154474f7a728a7e378ba0c640cc /src/import/chips/p9/procedures/hwp/lib | |
| parent | 0d34e171ea23a73a93657d4b39ea3d75d75d63c7 (diff) | |
| download | talos-hostboot-13050e83b5bc48725f5e0753e60f5a634deab0d2.tar.gz talos-hostboot-13050e83b5bc48725f5e0753e60f5a634deab0d2.zip | |
Istep4: add enable auto special wakeup after core is up
Change-Id: I165c99b16998b1c4961008db4bcf054330209e8c
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31566
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com>
Reviewed-by: Corey V. Swenson <cswenson@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/31573
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/lib')
| -rw-r--r-- | src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H | 7 |
1 files changed, 4 insertions, 3 deletions
diff --git a/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H b/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H index 11350a8fd..28c027f14 100644 --- a/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H +++ b/src/import/chips/p9/procedures/hwp/lib/p9_hcd_common.H @@ -275,8 +275,9 @@ enum SLAVE_CONFIG_DEFS #define EX_1_CME_SCOM_SICR_CLEAR EX_1_CME_SCOM_SICR_SCOM1 #define EX_0_CME_SCOM_SICR_OR EX_0_CME_SCOM_SICR_SCOM2 #define EX_1_CME_SCOM_SICR_OR EX_1_CME_SCOM_SICR_SCOM2 -#define CME_LCL_SICR_OR 0xc0000510 -#define CME_LCL_SICR_CLR 0xc0000518 -#define CME_LCL_SISR 0xc0000520 +#define EX_0_CME_SCOM_LMCR_CLEAR EX_0_CME_SCOM_LMCR_SCOM1 +#define EX_1_CME_SCOM_LMCR_CLEAR EX_1_CME_SCOM_LMCR_SCOM1 +#define EX_0_CME_SCOM_LMCR_OR EX_0_CME_SCOM_LMCR_SCOM2 +#define EX_1_CME_SCOM_LMCR_OR EX_1_CME_SCOM_LMCR_SCOM2 #endif // __P9_HCD_COMMON_H__ |
