diff options
author | Rahul Batra <rbatra@us.ibm.com> | 2017-12-06 18:58:06 -0600 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2017-12-12 00:19:16 -0500 |
commit | 4924945481bdfdb0ba37595c7c52f7f9ae827a03 (patch) | |
tree | 0a8bf8c6f99f8a60563ee7308083befc6420b8e5 /src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h | |
parent | 537e7b6e6c72e06f2339e413c703fbb055f612ca (diff) | |
download | talos-hostboot-4924945481bdfdb0ba37595c7c52f7f9ae827a03.tar.gz talos-hostboot-4924945481bdfdb0ba37595c7c52f7f9ae827a03.zip |
PGPE: STOP11+WOF+SafeMode Fixes
-STOP11+WOF Fix
-STOP11+WOF+Safe Mode
Key_Cronus_Test=PM_REGRESS
Change-Id: I7aae651213174049fa4fe89d6ac92fda2478e90a
CQ: SW410652
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/48989
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Michael S. Floyd <mfloyd@us.ibm.com>
Reviewed-by: YUE DU <daviddu@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/49319
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h')
-rw-r--r-- | src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h b/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h index 85905f1a7..a382b0247 100644 --- a/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h +++ b/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h @@ -105,6 +105,7 @@ enum PM_CME_FLAGS_DEFS CME_FLAGS_STOP_BLOCK_ENTRY_C0 = 10, CME_FLAGS_STOP_BLOCK_ENTRY_C1 = 11, CME_FLAGS_CORE_QUIESCE_ACTIVE = 12, + CME_FLAGS_WAIT_ON_PSTATE_START = 14, CME_FLAGS_PSTATES_ENABLED = 24, CME_FLAGS_FREQ_UPDT_DISABLE = 25, CME_FLAGS_EX_ID = 26, |