diff options
author | Rahul Batra <rbatra@us.ibm.com> | 2017-12-20 13:31:00 -0600 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2018-01-22 16:24:14 -0500 |
commit | 3742bc2463d0a5be97a4c7f25b87919894cc720c (patch) | |
tree | f45086b458c1481893332d4c05fceb0d133a87f4 /src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h | |
parent | 42937caa1ce4988fdb0ee495aeda4b5ae752ecf2 (diff) | |
download | talos-hostboot-3742bc2463d0a5be97a4c7f25b87919894cc720c.tar.gz talos-hostboot-3742bc2463d0a5be97a4c7f25b87919894cc720c.zip |
PM: VDM Prolonged Droop Fix
Key_Cronus_Test=PM_REGRESS
Change-Id: I73d38d6029a5b84590d1081855e12c145a535869
CQ: SW413192
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/51338
Reviewed-by: Michael S. Floyd <mfloyd@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/51347
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h')
-rw-r--r-- | src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h | 15 |
1 files changed, 15 insertions, 0 deletions
diff --git a/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h b/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h index 878b1c081..a170e82fc 100644 --- a/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h +++ b/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h @@ -51,6 +51,7 @@ enum PM_GPE_OCCFLG_DEFS PGPE_PSTATE_PROTOCOL_ACTIVATE = 1, // @todo PGPE Hcode dependencies PGPE_SAFE_MODE = 2, PM_COMPLEX_SUSPEND = 3, + PGPE_PROLONGED_DROOP_WORKAROUND_ACTIVE = 7, SGPE_ACTIVE = 8, SGPE_IGNORE_STOP_CONTROL = 9, SGPE_IGNORE_STOP_ACTION = 10, @@ -64,6 +65,9 @@ enum PM_GPE_OCCFLG_DEFS PIB_I2C_MASTER_ENGINE_2_LOCK_BIT1 = 19, //BIT0 ored BIT1 gives the field PIB_I2C_MASTER_ENGINE_3_LOCK_BIT0 = 20, //BIT0 ored BIT1 gives the field PIB_I2C_MASTER_ENGINE_3_LOCK_BIT1 = 21, //BIT0 ored BIT1 gives the field + PGPE_PM_RESET_SUPPRESS = 27, + WOF_HCODE_MODE_BIT0 = 28, + WOF_HCODE_MODE_BIT1 = 29, REQUESTED_ACTIVE_QUAD_UPDATE = 30, REQUEST_OCC_SAFE_STATE = 31 }; @@ -89,6 +93,7 @@ enum PM_GPE_OCC_SCRATCH2_DEFS L3_CONTAINED_MODE = 11, PGPE_SAFE_MODE_ERROR = 12, PM_DEBUG_HALT_ENABLE = 15, + CORE_THROTTLE_CONTINUOUS_CHANGE_ENABLE = 16, PGPE_OP_TRACE_DISABLE = 24, PGPE_OP_TRACE_MEM_MODE = 25 }; @@ -135,6 +140,16 @@ enum PM_CME_SCRATCH_DEFS // +//Enum form of CPPM_CSAR +// +enum PM_CPPM_CSAR_DEFS +{ + CPPM_CSAR_DISABLE_CME_NACK_ON_PROLONGED_DROOP = 29, + CPPM_CSAR_PSTATE_HCODE_ERROR_INJECT = 30, + CPPM_CSAR_STOP_HCODE_ERROR_INJECT = 31 +}; + +// //Enum for of PPM Register Bits for FW Usage // enum PM_PPM_FW_FLAGS |