diff options
author | Adam Hale <adam.samuel.hale@ibm.com> | 2017-08-24 11:05:56 -0500 |
---|---|---|
committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2017-09-29 15:06:01 -0400 |
commit | 12b1b4eadd94e08017a24f6c37e747dae2f2ef83 (patch) | |
tree | e1599b36198e20903db01132d1517a7f49c917e6 /src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h | |
parent | 8fcef7da7e7d519dc0cda39b8eac6af547678908 (diff) | |
download | talos-hostboot-12b1b4eadd94e08017a24f6c37e747dae2f2ef83.tar.gz talos-hostboot-12b1b4eadd94e08017a24f6c37e747dae2f2ef83.zip |
PGPE: PGPE Op Trace updates
-Added entry/exit demarcation for core/quad changes
-Fixed ordering of ACK/PRC trace stmt.
-Added Unexpected errors and panic tracing
Change-Id: Ic293d2c907f4bbdc5805ab0d96a47b1582d2b27d
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45112
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Juan R. Medina <jrmedina@us.ibm.com>
Reviewed-by: Michael S. Floyd <mfloyd@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/45579
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h')
-rw-r--r-- | src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h | 5 |
1 files changed, 4 insertions, 1 deletions
diff --git a/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h b/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h index 7658fa849..c1d736086 100644 --- a/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h +++ b/src/import/chips/p9/procedures/hwp/lib/p9_pm_hcd_flags.h @@ -181,7 +181,10 @@ enum PM_GPE_OCC_SCRATCH2_DEFS CME_DEBUG_TRAP_ENABLE = 9, PGPE_DEBUG_TRAP_ENABLE = 10, L3_CONTAINED_MODE = 11, - PGPE_SAFE_MODE_ERROR = 12 + PGPE_SAFE_MODE_ERROR = 12, + PGPE_OP_TRACE_DISABLE = 24, + PGPE_OP_TRACE_MEM_MODE_START = 25, + PGPE_OP_TRACE_MEM_MODE_LENGTH = 2 }; // |