diff options
author | Alvin Wang <wangat@tw.ibm.com> | 2019-01-29 02:13:09 -0600 |
---|---|---|
committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2019-02-14 17:29:59 -0600 |
commit | 1434297c10f3197341e379760dddaa632367fa59 (patch) | |
tree | 3680c5390dd98c99eb3e2040633f8c0c301e9bce /src/import/chips/ocmb/explorer | |
parent | 2b34b85249ddb2976c97cd660a790800d8718658 (diff) | |
download | talos-hostboot-1434297c10f3197341e379760dddaa632367fa59.tar.gz talos-hostboot-1434297c10f3197341e379760dddaa632367fa59.zip |
Adds exp_draminit_mc
Change-Id: I7c3c1f703adaa35b98187edf84ee8c442b05e089
Original-Change-Id: Ib4a31d2893c5524e3b2ce9128a2c4900bd82b2c0
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/68597
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Reviewed-by: Louis Stermole <stermole@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/71848
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/chips/ocmb/explorer')
-rw-r--r-- | src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.C | 78 | ||||
-rw-r--r-- | src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.H | 30 |
2 files changed, 108 insertions, 0 deletions
diff --git a/src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.C b/src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.C index 54e135000..8165573e8 100644 --- a/src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.C +++ b/src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.C @@ -22,3 +22,81 @@ /* permissions and limitations under the License. */ /* */ /* IBM_PROLOG_END_TAG */ +/// +/// @file exp_mss_draminit_mc.C +/// @brief Initialize the memory controller to take over the DRAM +/// +// *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com> +// *HWP HWP Backup: Andre Marin <aamarin@us.ibm.com> +// *HWP Team: Memory +// *HWP Level: 3 +// *HWP Consumed by: FSP:HB + +#include <fapi2.H> + +#include <generic/memory/lib/utils/c_str.H> +#include <generic/memory/lib/utils/find.H> +#include <generic/memory/lib/utils/count_dimm.H> + +#include <lib/mc/exp_port.H> + +using fapi2::TARGET_TYPE_OCMB_CHIP; + +extern "C" +{ +/// +/// @brief Initialize the MC now that DRAM is up +/// @param[in] i_target, the MC of the ports +/// @return FAPI2_RC_SUCCESS iff ok +/// + fapi2::ReturnCode exp_draminit_mc( const fapi2::Target<TARGET_TYPE_OCMB_CHIP>& i_target ) + { + + FAPI_INF("%s Start exp_draminit MC", mss::c_str(i_target)); + + //skip this ocmb_chip if we have no DIMM's configured + if(mss::count_dimm(i_target) == 0) + { + FAPI_INF("No DIMM's configured on %s. Skipping this OCMB_CHIP.", mss::c_str(i_target)); + return fapi2::FAPI2_RC_SUCCESS; + } + + // Enable Power management based off of mrw_power_control_requested + FAPI_TRY( mss::enable_power_management<mss::mc_type::EXPLORER>(i_target), "%s Failed to enable power management", + mss::c_str(i_target) ); + + // Set the IML Complete bit. Steve Powell to find a bit in the SRQ to use for this purpose + FAPI_TRY( mss::change_iml_complete<mss::mc_type::EXPLORER>(i_target, mss::HIGH), "%s Failed to set_ipm_complete", + mss::c_str(i_target)); + + // Set DFI init start requested from Stephen Powell + FAPI_TRY( mss::change_dfi_init_start<mss::mc_type::EXPLORER>(i_target, mss::ON ), "%s Failed to change_dfi_init_start", + mss::c_str(i_target)); + + // Re-enable port fails. + FAPI_TRY( mss::change_port_fail_disable<mss::mc_type::EXPLORER>(i_target, mss::OFF ), + "%s Failed to change_port_fail_disable", mss::c_str(i_target) ); + + // Start the refresh engines by setting MBAREF0Q(0) = “1”. Note that the remaining bits in + // MBAREF0Q should retain their initialization values. + FAPI_TRY( mss::change_refresh_enable<mss::mc_type::EXPLORER>(i_target, mss::HIGH), "%s Failed change_refresh_enable", + mss::c_str(i_target) ); + + // Enable periodic short zq cal + FAPI_TRY( mss::enable_zq_cal<mss::mc_type::EXPLORER>(i_target), "%s Failed enable_zq_cal", mss::c_str(i_target) ); + + // Enable ecc checking + FAPI_TRY( mss::enable_read_ecc<mss::mc_type::EXPLORER>(i_target), "%s Failed enable_read_ecc", mss::c_str(i_target) ); + + // Apply marks from OCMB VPD + FAPI_TRY( mss::apply_mark_store<mss::mc_type::EXPLORER>(i_target), "%s Failed enable_read_ecc", mss::c_str(i_target) ); + + // TODO: Move mss::unmask::after_draminit_mc to generic and call it + // At this point the DDR interface must be monitored for memory errors. Memory related FIRs should be unmasked. + //FAPI_TRY( mss::unmask::after_draminit_mc(i_target), "%s Failed after_draminit_mc", mss::c_str(i_target) ); + + fapi_try_exit: + FAPI_INF("%s End exp_draminit MC", mss::c_str(i_target)); + return fapi2::current_err; + } +} diff --git a/src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.H b/src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.H index 95f15ff9e..6e049346e 100644 --- a/src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.H +++ b/src/import/chips/ocmb/explorer/procedures/hwp/memory/exp_draminit_mc.H @@ -22,3 +22,33 @@ /* permissions and limitations under the License. */ /* */ /* IBM_PROLOG_END_TAG */ + +/// +/// @file exp_draminit_mc.H +/// @brief Initialize the memory controller to take over the DRAM +/// +// *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com> +// *HWP HWP Backup: Andre Marin <aamarin@us.ibm.com> +// *HWP Team: Memory +// *HWP Level: 3 +// *HWP Consumed by: FSP:HB + +#ifndef EXP_DRAMINIT_MC_H_ +#define EXP_DRAMINIT_MC_H_ + +#include <fapi2.H> + +typedef fapi2::ReturnCode (*exp_draminit_mc_FP_t) (const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>&); + +extern "C" +{ + + /// + /// @brief Trains the OCMB link + /// @param[in] i_target the OCMB target to operate on + /// @return FAPI2_RC_SUCCESS iff ok + /// + fapi2::ReturnCode exp_draminit_mc(const fapi2::Target<fapi2::TARGET_TYPE_OCMB_CHIP>& i_target); +} + +#endif |