diff options
| author | Louis Stermole <stermole@us.ibm.com> | 2019-06-05 16:59:44 -0400 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2019-06-14 12:36:07 -0500 |
| commit | f11931ee5e44f37421455d97930536b57249a9c0 (patch) | |
| tree | dca8e68afab4f962c89637ee7aab1c2cb5e850b6 /src/import/chips/ocmb/explorer/procedures/xml/attribute_info | |
| parent | cb318fbc38a9924e1e1fc9a7e76e4801f32c0872 (diff) | |
| download | talos-hostboot-f11931ee5e44f37421455d97930536b57249a9c0.tar.gz talos-hostboot-f11931ee5e44f37421455d97930536b57249a9c0.zip | |
Add attr to control endian swap of OMI CFG reg data on Explorer
Change-Id: I3834e170cbf1594ede6854cf23c1e6184e6357dd
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78411
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Reviewed-by: Mark Pizzutillo <mark.pizzutillo@ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: Jennifer A Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/78468
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/ocmb/explorer/procedures/xml/attribute_info')
| -rw-r--r-- | src/import/chips/ocmb/explorer/procedures/xml/attribute_info/exp_attributes.xml | 16 |
1 files changed, 16 insertions, 0 deletions
diff --git a/src/import/chips/ocmb/explorer/procedures/xml/attribute_info/exp_attributes.xml b/src/import/chips/ocmb/explorer/procedures/xml/attribute_info/exp_attributes.xml index 28f7c41ea..5e825c90f 100644 --- a/src/import/chips/ocmb/explorer/procedures/xml/attribute_info/exp_attributes.xml +++ b/src/import/chips/ocmb/explorer/procedures/xml/attribute_info/exp_attributes.xml @@ -334,6 +334,22 @@ </attribute> <attribute> + <id>ATTR_MSS_OCMB_EXP_OMI_CFG_ENDIAN_CTRL</id> + <targetType>TARGET_TYPE_SYSTEM</targetType> + <description> + Controls whether OMI CFG reg accesses + are considered big or little endian. + </description> + <valueType>uint8</valueType> + <initToZero></initToZero> + <enum> + LITTLE_ENDIAN = 0, + BIG_ENDIAN = 1 + </enum> + <writeable/> + </attribute> + + <attribute> <id>ATTR_MSS_OCMB_ECID</id> <targetType>TARGET_TYPE_OCMB_CHIP</targetType> <description> |
