diff options
| author | Louis Stermole <stermole@us.ibm.com> | 2018-08-22 13:07:42 -0500 |
|---|---|---|
| committer | Christian R. Geddes <crgeddes@us.ibm.com> | 2018-10-18 11:15:22 -0500 |
| commit | 12eac54482d5cbb72d53eda831646aa4ee9813f4 (patch) | |
| tree | 9a6582cd25cb9b520ac96b5dda1aed25fc97bc7d /src/import/chips/centaur | |
| parent | 7504dc6275e7da30b0ce064b2af983457950aca7 (diff) | |
| download | talos-hostboot-12eac54482d5cbb72d53eda831646aa4ee9813f4.tar.gz talos-hostboot-12eac54482d5cbb72d53eda831646aa4ee9813f4.zip | |
Re-enable training advanced WR_VREF algorithm in xml for p9c
Change-Id: I7810246c4ff121ba619ce2635cfb916673522097
CQ:SW443239
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/65017
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Tested-by: HWSV CI <hwsv-ci+hostboot@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/65030
Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com>
Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: Christian R. Geddes <crgeddes@us.ibm.com>
Diffstat (limited to 'src/import/chips/centaur')
| -rw-r--r-- | src/import/chips/centaur/procedures/xml/attribute_info/memory_attributes.xml | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/import/chips/centaur/procedures/xml/attribute_info/memory_attributes.xml b/src/import/chips/centaur/procedures/xml/attribute_info/memory_attributes.xml index ed52a9dac..915629447 100644 --- a/src/import/chips/centaur/procedures/xml/attribute_info/memory_attributes.xml +++ b/src/import/chips/centaur/procedures/xml/attribute_info/memory_attributes.xml @@ -114,11 +114,11 @@ Set by: PLL settings written by Dave Cadigan</description> <id>ATTR_CEN_MSS_VREF_CAL_CNTL</id> <targetType>TARGET_TYPE_MEMBUF_CHIP</targetType> <description>Training Control over IPL - ENUM - 0x00=DISABLE /Skip V-ref Train; 0x01=P8_DRAM - Enable V-Ref Train DRAM Level (P8 algorithm); 0x02=P8_RANK Level Training (P8 algorithm); 0x03=Box shmoo; 0x04=Ternary shmoo - Default Value = 0x00 for disabling training advanced on all platforms + Default Value = 0x04 for WR_VREF training on all platforms </description> <valueType>uint8</valueType> <enum>DISABLE = 0, P8_DRAM = 1, P8_RANK = 2, BOX = 3, TERNARY = 4</enum> - <default>DISABLE</default> + <default>TERNARY</default> <platInit/> <mrwHide/> </attribute> |
