diff options
| author | Louis Stermole <stermole@us.ibm.com> | 2018-07-03 14:17:13 -0500 |
|---|---|---|
| committer | Daniel M. Crowell <dcrowell@us.ibm.com> | 2018-10-03 09:52:35 -0500 |
| commit | bdf069fd13603c3ba43d7831df25fcb6f5b81c4a (patch) | |
| tree | 450ee24ea97404b5903940d673f0a8fc4f444d22 /src/import/chips/centaur/procedures/xml | |
| parent | 5957dac24557166ad9c3fed5fbf48d717670f548 (diff) | |
| download | talos-hostboot-bdf069fd13603c3ba43d7831df25fcb6f5b81c4a.tar.gz talos-hostboot-bdf069fd13603c3ba43d7831df25fcb6f5b81c4a.zip | |
Add soft PPR (row repair) function for p9c
Change-Id: I728a494f91f1f460c0700bbeeca47a0e5739622f
CQ:SW444976
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/61829
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: STEPHEN GLANCY <sglancy@us.ibm.com>
Tested-by: Hostboot CI <hostboot-ci+hostboot@us.ibm.com>
Reviewed-by: ANDRE A. MARIN <aamarin@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/61896
Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Tested-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/import/chips/centaur/procedures/xml')
| -rw-r--r-- | src/import/chips/centaur/procedures/xml/error_info/p9c_mss_funcs_errors.xml | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/src/import/chips/centaur/procedures/xml/error_info/p9c_mss_funcs_errors.xml b/src/import/chips/centaur/procedures/xml/error_info/p9c_mss_funcs_errors.xml index 61a54bfb5..df5d195ec 100644 --- a/src/import/chips/centaur/procedures/xml/error_info/p9c_mss_funcs_errors.xml +++ b/src/import/chips/centaur/procedures/xml/error_info/p9c_mss_funcs_errors.xml @@ -206,4 +206,17 @@ </callout> </hwpError> + <hwpError> + <rc>RC_CEN_MSS_ROW_REPAIR_NOT_SUPPORTED</rc> + <description>An sPPR row repair operation was attempted on a DDR3 part, which doesn't support it.</description> + <ffdc>TARGET_MBA</ffdc> + <ffdc>PORT</ffdc> + <ffdc>MRANK</ffdc> + <ffdc>DRAM_GEN</ffdc> + <callout> + <procedure>CODE</procedure> + <priority>HIGH</priority> + </callout> + </hwpError> + </hwpErrors> |
