summaryrefslogtreecommitdiffstats
path: root/src/build/citest
diff options
context:
space:
mode:
authorGlenn Miles <milesg@ibm.com>2019-04-30 14:47:08 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2019-05-07 10:20:17 -0500
commita2ee107c441a4aad0744897f3dbc0d883dbf6f4e (patch)
treeedf90d37fd6f904f8dd1e1dc3e3540ef9eae99c8 /src/build/citest
parent6390bd34536aa14d814ab07390ef679a1aeff2b2 (diff)
downloadtalos-hostboot-a2ee107c441a4aad0744897f3dbc0d883dbf6f4e.tar.gz
talos-hostboot-a2ee107c441a4aad0744897f3dbc0d883dbf6f4e.zip
Update simbuild for axone simics bringup
The XML for the RAM1 register was not being parsed correctly resulting in too few registers being allocated in uchip_regs.chip not defining all of the registers. This latest build adds those registers manually until the parser can be fixed. This build also sets the POR values for the RAM1 registers. Also changes OCMB I2C addresses to 0x40 Change-Id: Icd2df80874200741d82fc152cb4b8bdbc75c5bed Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/76764 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Reviewed-by: Matthew Raybuck <matthew.raybuck@ibm.com> Reviewed-by: Ilya Smirnov <ismirno@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/build/citest')
-rwxr-xr-xsrc/build/citest/cxxtest-start.sh2
-rw-r--r--src/build/citest/etc/simbuild2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/build/citest/cxxtest-start.sh b/src/build/citest/cxxtest-start.sh
index f7fad9390..d857fd270 100755
--- a/src/build/citest/cxxtest-start.sh
+++ b/src/build/citest/cxxtest-start.sh
@@ -38,7 +38,7 @@ if [ "$MACHINE" != "NIMBUS" ] && [ "$MACHINE" != "CUMULUS" ] && \
[ "$MACHINE" != "CUMULUS_CDIMM" ] && [ "$MACHINE" != "FSPBUILD" ];
then
export PATH=$PATH:$SANDBOXBASE/simics/
- export START_SIMICS_CMD="runsim -m $MACHINE hb_script_to_run=$SANDBOXBASE/obj/ppc/simu/scripts/hbfw/startup.simics pnor_img=$SANDBOXBASE/obj/ppc/hbfw/img/axone.pnor sbe_seeprom_img=$SANDBOXBASE/images/ppc/lab/flash/sbe_seeprom_p9a_10.bin.ecc num_procs=1 vpd_proc=vpd/images/11a4199cd205aaad34566b1832e3ef6a"
+ export START_SIMICS_CMD="runsim -m $MACHINE hb_script_to_run=$SANDBOXBASE/obj/ppc/simu/scripts/hbfw/startup.simics pnor_img=$SANDBOXBASE/obj/ppc/hbfw/img/axone.pnor sbe_seeprom_img=$SANDBOXBASE/images/ppc/lab/flash/sbe_seeprom_p9a_10.bin.ecc num_procs=1 vpd_proc=vpd/images/93089f4195ff3941cf4e62de103ba902"
fi
# Front end to autocitest - script to execute unit tests under simics.
diff --git a/src/build/citest/etc/simbuild b/src/build/citest/etc/simbuild
index 9b0bb11dd..59bc920a4 100644
--- a/src/build/citest/etc/simbuild
+++ b/src/build/citest/etc/simbuild
@@ -1 +1 @@
-/gsa/ausgsa/projects/h/hostboot/simbuild/04_26_19_57d024_simics.tar.gz \ No newline at end of file
+/gsa/ausgsa/projects/h/hostboot/simbuild/05_01_19_a9c398_simics.tar.gz
OpenPOWER on IntegriCloud