summaryrefslogtreecommitdiffstats
path: root/src/build/citest
diff options
context:
space:
mode:
authorChristian Geddes <crgeddes@us.ibm.com>2019-04-29 10:25:02 -0500
committerDaniel M. Crowell <dcrowell@us.ibm.com>2019-04-30 08:33:03 -0500
commit6fbd4f33e00e69a97a97a77c8e5185795b6662f7 (patch)
treef55c10476d49c65dc12291a55156fdcaedbb2fda /src/build/citest
parent41d22225ff918f5e43e38a8bd50336d63d7362b4 (diff)
downloadtalos-hostboot-6fbd4f33e00e69a97a97a77c8e5185795b6662f7.tar.gz
talos-hostboot-6fbd4f33e00e69a97a97a77c8e5185795b6662f7.zip
Update simbuild for axone simics bringup
We have been having issues getting the IDEC register set up correctly in simics. The latest release should have the value we are looking for Change-Id: Ia58cf084ca6a7ef367e330676ca281e2ea111616 Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/76653 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP Build CI <op-jenkins+hostboot@us.ibm.com> Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com> Tested-by: Jenkins OP HW <op-hw-jenkins+hostboot@us.ibm.com> Reviewed-by: Daniel M. Crowell <dcrowell@us.ibm.com>
Diffstat (limited to 'src/build/citest')
-rw-r--r--src/build/citest/etc/simbuild2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/build/citest/etc/simbuild b/src/build/citest/etc/simbuild
index 08e7a7660..9b0bb11dd 100644
--- a/src/build/citest/etc/simbuild
+++ b/src/build/citest/etc/simbuild
@@ -1 +1 @@
-/gsa/ausgsa/projects/h/hostboot/simbuild/04_24_22a348_simics.tar.gz \ No newline at end of file
+/gsa/ausgsa/projects/h/hostboot/simbuild/04_26_19_57d024_simics.tar.gz \ No newline at end of file
OpenPOWER on IntegriCloud