blob: b60d61b224241f2376163bbf067cd6f33672326b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
|
/* IBM_PROLOG_BEGIN_TAG */
/* This is an automatically generated prolog. */
/* */
/* $Source: import/chips/p9/procedures/ppe_closed/pgpe/boot/pgpe_boot_defines.H $ */
/* */
/* OpenPOWER HCODE Project */
/* */
/* COPYRIGHT 2016,2017 */
/* [+] International Business Machines Corp. */
/* */
/* */
/* Licensed under the Apache License, Version 2.0 (the "License"); */
/* you may not use this file except in compliance with the License. */
/* You may obtain a copy of the License at */
/* */
/* http://www.apache.org/licenses/LICENSE-2.0 */
/* */
/* Unless required by applicable law or agreed to in writing, software */
/* distributed under the License is distributed on an "AS IS" BASIS, */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or */
/* implied. See the License for the specific language governing */
/* permissions and limitations under the License. */
/* */
/* IBM_PROLOG_END_TAG */
/// \file p9_pgpe_boot_defines.H
#ifndef __HCD_GPE_BOOT_DEFINES_H__
#define __HCD_GPE_BOOT_DEFINES_H__
// Offset in PPMR header at which the execution status will be written
#define STATE_WRITE_OFFSET 0x5A
// Address in PPMR header in HOMER where the copie/loader status will be written
#define STATE_WRITE_ADDR (PPMR_HEADER_ADDR + STATE_WRITE_OFFSET)
// Status codes for failure/success of Boot loader and copier
#define BCPASS_STAT 0x4350 // Ascii of "CP" -> Boot Copier passed
#define BCFAIL_STAT 0x4346 // Ascii of "CF" -> Boot Copier failed
#define BLPASS_STAT 0x4C50 // Ascii of "LP" -> Boot Loader passed
#define BLFAIL_STAT 0x4C46 // Ascii of "LF" -> Boot Loader failed
// Constants used in copier and loader
#define OFFSET 0
#define OFF_STAT_WR 0x54
#define PGPE_DIV_8 0x03
#define NXT_BLK_OFF 0x8
// Register mnemonics used in Boot Copier
#define GPR_BL_SRAM_ADDR r3
#define GPR_PPMR_ADDR r4
#define GPR_BL_HOMER r5
#define GPR_BL_HOMER_ADDR r6
#define GPR_BL_SIZE r7
// register mnemonics used in Boot Copier and Loader
#define GPR_TEMP r8
#define DATA_WR d28
#define GPR_STAT_ADDR r9
#define GPR_TRAP r31
#define ENABLE_PGPE_TRAP 0x100
// Register mnemonics used in Boot Loader
#define GPR_PPMR_HOMER_ADDR r3
#define GPR_PPMR_SRAM_ADDR r4
#define GPR_SIZE r5
#define GPR_SRAM_PGPE_ADDR r7
#define GPR_SRAM_HCODE_OFF_ADDR r6
#define GPR_HOMER_PAYLOAD_OFF r9
#define GPR_ADDR_PAYLOAD_HOMER r4
#define GPR_SRAM_IMG_LEN_ADDR r6
#define BL_START_SRAM_ADDRESS_REG r28
#endif // __HCD_GPE_BOOT_DEFINES_H__
|
