diff options
author | Rahul Batra <rbatra@us.ibm.com> | 2017-04-21 11:34:47 -0500 |
---|---|---|
committer | Joshua Hunsberger <jahunsbe@us.ibm.com> | 2017-10-23 17:27:20 -0500 |
commit | c439ad4a4bdcc69782c774eb6d90f419aa526ba2 (patch) | |
tree | f24541d80ebaba20570f7e40fd13861f3cebdfd2 /import/chips | |
parent | 1ba5f6cae2bc73b13c0f64a9e9df6bbc5bc1e992 (diff) | |
download | talos-hcode-c439ad4a4bdcc69782c774eb6d90f419aa526ba2.tar.gz talos-hcode-c439ad4a4bdcc69782c774eb6d90f419aa526ba2.zip |
PGPE: Set FIT threshold to hard-coded value of 2
Change-Id: I86fbbdb55651dafce8969c199c7b5e56aae58ae5
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/39550
Reviewed-by: Michael S. Floyd <mfloyd@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: AMIT KUMAR <akumar3@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Diffstat (limited to 'import/chips')
-rw-r--r-- | import/chips/p9/procedures/ppe_closed/pgpe/pstate_gpe/p9_pgpe_fit.c | 8 |
1 files changed, 6 insertions, 2 deletions
diff --git a/import/chips/p9/procedures/ppe_closed/pgpe/pstate_gpe/p9_pgpe_fit.c b/import/chips/p9/procedures/ppe_closed/pgpe/pstate_gpe/p9_pgpe_fit.c index b9ce3e9a..ad2f2ab6 100644 --- a/import/chips/p9/procedures/ppe_closed/pgpe/pstate_gpe/p9_pgpe_fit.c +++ b/import/chips/p9/procedures/ppe_closed/pgpe/pstate_gpe/p9_pgpe_fit.c @@ -44,10 +44,12 @@ void p9_pgpe_fit_handler(void* arg, PkIrqId irq); // void p9_pgpe_fit_init() { - uint16_t freq = G_gppb->nest_frequency_mhz; +// uint16_t freq = G_gppb->nest_frequency_mhz; PK_TRACE_DBG("Fit NestFreq=0x%x", G_gppb->nest_frequency_mhz); //Set fit count threshold + //\todo Set fit_count threshold correctly RTC: 173170 + /* G_fit_count_threshold = (freq < 1049) ? 7 : (freq < 1180) ? 8 : (freq < 1311) ? 9 : @@ -64,7 +66,9 @@ void p9_pgpe_fit_init() (freq < 2753) ? 20 : (freq < 2884) ? 21 : (freq < 3015) ? 22 : - (freq < 3146) ? 23 : 24; + (freq < 3146) ? 23 : 24;*/ + + G_fit_count_threshold = 2; ppe42_fit_setup(p9_pgpe_fit_handler, NULL); } |