diff options
author | Doug Gilbert <dgilbert@us.ibm.com> | 2017-06-15 12:10:21 -0500 |
---|---|---|
committer | Joshua Hunsberger <jahunsbe@us.ibm.com> | 2017-10-23 18:24:36 -0500 |
commit | ccaf9c4396a389e02b2025131a7aa2a9abe9da13 (patch) | |
tree | ea58f15f8443a796cad5d80a93812bef7eff9790 /import/chips/p9/procedures/ppe_closed/cme/p9_cme_irq.h | |
parent | 4fd475ab1237713b306b2b6c50894d242f01e6b9 (diff) | |
download | talos-hcode-ccaf9c4396a389e02b2025131a7aa2a9abe9da13.tar.gz talos-hcode-ccaf9c4396a389e02b2025131a7aa2a9abe9da13.zip |
IOTA CME
- Default is to use PK
Change-Id: I7317f63558e42f098f8669dda9853bf99898e30a
RTC: 167247
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42396
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: CHRISTOPHER M. RIEDL <cmriedl@us.ibm.com>
Reviewed-by: BRIAN D. VICTOR <brian.d.victor1@ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Diffstat (limited to 'import/chips/p9/procedures/ppe_closed/cme/p9_cme_irq.h')
-rw-r--r-- | import/chips/p9/procedures/ppe_closed/cme/p9_cme_irq.h | 16 |
1 files changed, 13 insertions, 3 deletions
diff --git a/import/chips/p9/procedures/ppe_closed/cme/p9_cme_irq.h b/import/chips/p9/procedures/ppe_closed/cme/p9_cme_irq.h index 2eef1960..45e88596 100644 --- a/import/chips/p9/procedures/ppe_closed/cme/p9_cme_irq.h +++ b/import/chips/p9/procedures/ppe_closed/cme/p9_cme_irq.h @@ -46,6 +46,8 @@ // - The variable names and actions in this file must perfectly match associated // definitions in cme_irq_common.c +#include <stdint.h> + // Priority Levels #define IDX_PRTY_LVL_HIPRTY 0 #define IDX_PRTY_LVL_DB3 1 @@ -107,13 +109,20 @@ extern const uint64_t ext_irq_vectors_cme[NUM_EXT_IRQ_PRTY_LEVELS][2]; IRQ_VEC_PRTY11_CME | \ IRQ_VEC_PRTY12_CME ) -extern uint8_t g_current_prty_level; -extern uint8_t g_eimr_stack[NUM_EXT_IRQ_PRTY_LEVELS]; +extern uint32_t g_current_prty_level; + +extern uint8_t +g_eimr_stack[NUM_EXT_IRQ_PRTY_LEVELS] __attribute__((section(".sbss"))); + extern int g_eimr_stack_ctr; -extern uint64_t g_eimr_override_stack[NUM_EXT_IRQ_PRTY_LEVELS]; + +extern uint64_t +g_eimr_override_stack[NUM_EXT_IRQ_PRTY_LEVELS] __attribute__((section(".sbss"))); + extern uint64_t g_eimr_override; /// Restore a vector of interrupts by overwriting EIMR. +#if !defined(__IOTA__) UNLESS__PPE42_IRQ_CORE_C__(extern) inline void pk_irq_vec_restore(PkMachineContext* context) @@ -141,3 +150,4 @@ pk_irq_vec_restore(PkMachineContext* context) //pk_critical_section_exit(context); } +#endif |