diff options
| author | Yue Du <daviddu@us.ibm.com> | 2018-10-02 16:47:26 -0500 |
|---|---|---|
| committer | hostboot <hostboot@us.ibm.com> | 2018-10-06 10:49:29 -0500 |
| commit | e995520aa797a81cac510b6e1a01475dfdb1a6f6 (patch) | |
| tree | e8ad2418fde876a6fcb6e76ffd0e81629ecab738 | |
| parent | fb1cfe5d1f0d290bd382f595cf94d72c798a64fa (diff) | |
| download | talos-hcode-e995520aa797a81cac510b6e1a01475dfdb1a6f6.tar.gz talos-hcode-e995520aa797a81cac510b6e1a01475dfdb1a6f6.zip | |
STOP: Fix Bug introduced by 66511
This Should Go To All Drivers That
66511 Intended To Go EXCEPT OP910
Therefore Master/OP920/Fips922
Key_Cronus_Test=PM_REGRESS
Change-Id: I095812c80a024e0a18cb136a646eb4ec8c0a7313
CQ: SW447389
Reviewed-on: http://rchgit01.rchland.ibm.com/gerrit1/66901
Dev-Ready: Gregory S. Still <stillgs@us.ibm.com>
Dev-Ready: YUE DU <daviddu@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: Cronus HW CI <cronushw-ci+hostboot@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
| -rw-r--r-- | import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_init.c | 4 | ||||
| -rw-r--r-- | import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/pk_app_cfg.h | 2 |
2 files changed, 3 insertions, 3 deletions
diff --git a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_init.c b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_init.c index 38409f43..482ecad3 100644 --- a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_init.c +++ b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_init.c @@ -648,8 +648,8 @@ p9_sgpe_stop_init() out32(G_OCB_OISR0_CLR, (BIT32(8) | BIT32(16))); out32(G_OCB_OIMR0_CLR, (BIT32(8) | BIT32(16))); - PK_TRACE_INF("Setup: Unmask Type 2,3,5,6 and ipi_lo_3 interrupts, keep type0/7 masked as unused"); - out32(G_OCB_OIMR1_CLR, (BITS32(15, 2) | BITS32(18, 2) | BIT32(29))); + PK_TRACE_INF("Setup: Unmask Type 0,2,3,5,6 and ipi_lo_3 interrupts, keep type7 masked as unused"); + out32(G_OCB_OIMR1_CLR, (BIT32(13) | BITS32(15, 2) | BITS32(18, 2) | BIT32(29))); //-------------------------------------------------------------------------- // SGPE Init Completed diff --git a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/pk_app_cfg.h b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/pk_app_cfg.h index c42d0957..d087066b 100644 --- a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/pk_app_cfg.h +++ b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/pk_app_cfg.h @@ -145,7 +145,7 @@ OCCHW_IRQ_CHECK_STOP_GPE3 OCCHW_IRQ_TYPE_EDGE OCCHW_IRQ_POLARITY_RISING OCCHW_IRQ_MASKED \ OCCHW_IRQ_IPI3_HI_PRIORITY OCCHW_IRQ_TYPE_EDGE OCCHW_IRQ_POLARITY_RISING OCCHW_IRQ_MASKED \ OCCHW_IRQ_IPI3_LO_PRIORITY OCCHW_IRQ_TYPE_EDGE OCCHW_IRQ_POLARITY_RISING OCCHW_IRQ_MASKED \ - OCCHW_IRQ_PMC_PCB_INTR_TYPE0_PENDING OCCHW_IRQ_TYPE_EDGE OCCHW_IRQ_POLARITY_RISING OCCHW_IRQ_MASKED \ + OCCHW_IRQ_PMC_PCB_INTR_TYPE0_PENDING OCCHW_IRQ_TYPE_LEVEL OCCHW_IRQ_POLARITY_HI OCCHW_IRQ_MASKED \ OCCHW_IRQ_PMC_PCB_INTR_TYPE2_PENDING OCCHW_IRQ_TYPE_LEVEL OCCHW_IRQ_POLARITY_HI OCCHW_IRQ_MASKED \ OCCHW_IRQ_PMC_PCB_INTR_TYPE3_PENDING OCCHW_IRQ_TYPE_LEVEL OCCHW_IRQ_POLARITY_HI OCCHW_IRQ_MASKED \ OCCHW_IRQ_PMC_PCB_INTR_TYPE6_PENDING OCCHW_IRQ_TYPE_EDGE OCCHW_IRQ_POLARITY_RISING OCCHW_IRQ_MASKED \ |
