diff options
| author | Rahul Batra <rbatra@us.ibm.com> | 2017-05-22 13:16:03 -0500 |
|---|---|---|
| committer | Joshua Hunsberger <jahunsbe@us.ibm.com> | 2017-10-23 17:38:55 -0500 |
| commit | e25e9bd998faeea6f7ec3cf183a5a48a70e52083 (patch) | |
| tree | 2e60f3ee9ab073289fc0d569209a2771e4a04e04 | |
| parent | f8020dffbd991c27921adfed50239554d97d77ca (diff) | |
| download | talos-hcode-e25e9bd998faeea6f7ec3cf183a5a48a70e52083.tar.gz talos-hcode-e25e9bd998faeea6f7ec3cf183a5a48a70e52083.zip | |
CME: CME PMCR Format Fix
Change-Id: I970b1f0db1b487fd7e4f7cd2719ad4aa22539774
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/40810
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Reviewed-by: Douglas R. Gilbert <dgilbert@us.ibm.com>
Reviewed-by: RANGANATHPRASAD G. BRAHMASAMUDRA <prasadbgr@in.ibm.com>
Reviewed-by: Juan R. Medina <jrmedina@us.ibm.com>
Reviewed-by: Gregory S. Still <stillgs@us.ibm.com>
| -rw-r--r-- | import/chips/p9/common/pmlib/include/pstate_pgpe_cme_api.h | 4 | ||||
| -rw-r--r-- | import/chips/p9/procedures/ppe_closed/cme/pstate_cme/p9_cme_thread_pmcr.c | 4 |
2 files changed, 4 insertions, 4 deletions
diff --git a/import/chips/p9/common/pmlib/include/pstate_pgpe_cme_api.h b/import/chips/p9/common/pmlib/include/pstate_pgpe_cme_api.h index b5d6ef34..a7e1eec0 100644 --- a/import/chips/p9/common/pmlib/include/pstate_pgpe_cme_api.h +++ b/import/chips/p9/common/pmlib/include/pstate_pgpe_cme_api.h @@ -26,8 +26,8 @@ #define __PSTATE_PGPE_CME_API_H__ #define DPLL_REFCLK_DIVIDER 16667 -#define PIG_PAYLOAD_PS_PHASE1_MASK 0x03FF000000000000 -#define PIG_PAYLOAD_PS_PHASE2_MASK 0x000003FF00000000 +#define PIG_PAYLOAD_PS_PHASE1_MASK 0xFF00000000000000 +#define PIG_PAYLOAD_PS_PHASE2_MASK 0x00FF000000000000 #define PIG_PAYLOAD_MASK 0x0fff000000000000 #define PIG_INTR_FIELD_MASK 0x7000000000000000 #define PIG_INTR_GRANTED_MASK 0x0000000080000000 diff --git a/import/chips/p9/procedures/ppe_closed/cme/pstate_cme/p9_cme_thread_pmcr.c b/import/chips/p9/procedures/ppe_closed/cme/pstate_cme/p9_cme_thread_pmcr.c index 473f1abc..d523d39e 100644 --- a/import/chips/p9/procedures/ppe_closed/cme/pstate_cme/p9_cme_thread_pmcr.c +++ b/import/chips/p9/procedures/ppe_closed/cme/pstate_cme/p9_cme_thread_pmcr.c @@ -129,7 +129,7 @@ void p9_cme_pstate_pmcr_thread(void* arg) //Send Phase 1 ppmPigData.value = 0; ppmPigData.fields.req_intr_type = 0; - ppmPigData.value |= (((pmcr[c].value & PIG_PAYLOAD_PS_PHASE1_MASK))); + ppmPigData.value |= (((pmcr[c].value & PIG_PAYLOAD_PS_PHASE1_MASK)) >> 8); ppmPigData.value |= ((G_pmcr_thread_data.seqNum & 0x6) << 57); send_pig_packet(ppmPigData.value, coreMask[c]); @@ -138,7 +138,7 @@ void p9_cme_pstate_pmcr_thread(void* arg) //Send Phase 2 ppmPigData.value = 0; ppmPigData.fields.req_intr_type = 1; - ppmPigData.value |= ((pmcr[c].value & PIG_PAYLOAD_PS_PHASE2_MASK) << 16); + ppmPigData.value |= (((pmcr[c].value & PIG_PAYLOAD_PS_PHASE2_MASK))); ppmPigData.value |= ((G_pmcr_thread_data.seqNum & 0x6) << 57); send_pig_packet(ppmPigData.value, coreMask[c]); G_pmcr_thread_data.seqNum++; |
