diff options
| author | Jenny Huynh <jhuynh@us.ibm.com> | 2017-08-16 19:14:18 -0500 |
|---|---|---|
| committer | Joshua Hunsberger <jahunsbe@us.ibm.com> | 2017-10-23 19:02:34 -0500 |
| commit | db517d94db674f2b83d7edc477afc1aa82a336db (patch) | |
| tree | c11a1985ec793f7001190451e78d47aa62cfd2c1 | |
| parent | 3ccfae3e024ae6d400ed9e836a968861e906e7f0 (diff) | |
| download | talos-hcode-db517d94db674f2b83d7edc477afc1aa82a336db.tar.gz talos-hcode-db517d94db674f2b83d7edc477afc1aa82a336db.zip | |
HW417560 NCU master tlbie settings tuning
- Adjusted master tlbie timeout from 16->32 (250ms->500ms)
- Enabled tlbie stall mechanism by default
Change-Id: Ifcda75f42ba888ad5353c1d9b75d36e27d48dbda
Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/44713
Tested-by: PPE CI <ppe-ci+hostboot@us.ibm.com>
Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com>
Tested-by: FSP CI Jenkins <fsp-CI-jenkins+hostboot@us.ibm.com>
Reviewed-by: LUKE MURRAY <murrayl@us.ibm.com>
Reviewed-by: YUE DU <daviddu@us.ibm.com>
Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
| -rw-r--r-- | import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_hcd_cache_scominit.c | 17 | ||||
| -rw-r--r-- | import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop.h | 1 |
2 files changed, 17 insertions, 1 deletions
diff --git a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_hcd_cache_scominit.c b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_hcd_cache_scominit.c index a8825637..88fbf2b2 100644 --- a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_hcd_cache_scominit.c +++ b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_hcd_cache_scominit.c @@ -172,7 +172,22 @@ p9_hcd_cache_scominit(uint32_t quad, uint32_t m_ex, int is_stop8) // EXP.NC.NCMISC.NCSCOMS.MASTER_TLB_DATA_POLL_PULSE_DIV GPE_PUTSCOM(GPE_SCOM_ADDR_EX(EX_NCU_MODE_REG2, quad, ex_index), - 0x1402220100000000); + 0x1402220200000000); + + // p9_ncu_scom: EX_NCU_MODE_REG3 + // EXP.NC.NCMISC.NCSCOMS.TLBIE_STALL_EN + // EXP.NC.NCMISC.NCSCOMS.TLBIE_STALL_THRESHOLD + // EXP.NC.NCMISC.NCSCOMS.TLBIE_STALL_CMPLT_CNT + // EXP.NC.NCMISC.NCSCOMS.TLBIE_STALL_DELAY_CNT + + GPE_GETSCOM(GPE_SCOM_ADDR_EX(EX_NCU_MODE_REG3, quad, ex_index), + scom_data.value); + + scom_data.words.upper &= ~BITS32(0, 16); + scom_data.words.upper |= (BITS32(0, 3) | BIT32(5) | BITS32(12, 4)); + + GPE_PUTSCOM(GPE_SCOM_ADDR_EX(EX_NCU_MODE_REG3, quad, ex_index), + scom_data.value); } } } diff --git a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop.h b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop.h index d9edf4a6..3f9eefce 100644 --- a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop.h +++ b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop.h @@ -139,6 +139,7 @@ extern "C" { #define EX_NCU_MODE_REG 0x1001100A #define EX_NCU_MODE_REG2 0x1001100B +#define EX_NCU_MODE_REG3 0x1001100C #define EX_NCU_STATUS_REG 0x1001100F #define EX_DRAM_REF_REG 0x1001180F |
