summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorYue Du <daviddu@us.ibm.com>2017-07-07 17:16:37 -0500
committerJoshua Hunsberger <jahunsbe@us.ibm.com>2017-10-23 18:28:26 -0500
commit3848e845890aee748b48ede2e39aa011bb226583 (patch)
tree1f689bcf64343d79136cc95b21724e364bc06ce2
parentae3fdca02e142137bf9e987f179fccb6ca0718d8 (diff)
downloadtalos-hcode-3848e845890aee748b48ede2e39aa011bb226583.tar.gz
talos-hcode-3848e845890aee748b48ede2e39aa011bb226583.zip
STOP/EPM: just use exit_first instead of db1 for stop11 cme init
Change-Id: I8bb09726ea9127a5259abd264ca96ad2f2e3995b Reviewed-on: http://ralgit01.raleigh.ibm.com/gerrit1/42886 Tested-by: Jenkins Server <pfd-jenkins+hostboot@us.ibm.com> Reviewed-by: BRIAN D. VICTOR <brian.d.victor1@ibm.com> Reviewed-by: Christopher R. Jones <crjones@us.ibm.com> Reviewed-by: Jennifer A. Stofer <stofer@us.ibm.com>
-rw-r--r--import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_exit.c30
1 files changed, 0 insertions, 30 deletions
diff --git a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_exit.c b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_exit.c
index cd506acb..5078ff0b 100644
--- a/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_exit.c
+++ b/import/chips/p9/procedures/ppe_closed/sgpe/stop_gpe/p9_sgpe_stop_exit.c
@@ -893,36 +893,6 @@ p9_sgpe_stop_exit()
MARK_TAG(SX_CME_BOOT, (32 >> qloop))
//==================================
- // doorbell cme to let rebooted cme knows about ongoing stop11
- for(cloop = 0; cloop < CORES_PER_QUAD; cloop++)
- {
- if(!(cexit & BIT32(cloop)))
- {
- continue;
- }
-
- PK_TRACE_DBG("Check: Core[%d] will send Doorbell1", ((qloop << 2) + cloop));
-
-#if NIMBUS_DD_LEVEL != 10
-
- GPE_PUTSCOM(GPE_SCOM_ADDR_CORE(CPPM_CMEMSG,
- ((qloop << 2) + cloop)), BIT64(0));
- // workaround has to use base address as read on OR/CLR leads to error
- GPE_PUTSCOM(GPE_SCOM_ADDR_CORE(CPPM_CMEDB1,
- ((qloop << 2) + cloop)), BIT64(7));
-
-#else
-
- p9_dd1_db_unicast_wr(GPE_SCOM_ADDR_CORE(CPPM_CMEMSG,
- ((qloop << 2) + cloop)), BIT64(0));
- // workaround has to use base address as read on OR/CLR leads to error
- p9_dd1_db_unicast_wr(GPE_SCOM_ADDR_CORE(CPPM_CMEDB1,
- ((qloop << 2) + cloop)), BIT64(7));
-
-#endif
-
- }
-
// Setting up cme_flags
do
{
OpenPOWER on IntegriCloud