summaryrefslogtreecommitdiffstats
path: root/gcc
diff options
context:
space:
mode:
authorkazu <kazu@138bc75d-0d04-0410-961f-82ee72b054a4>2002-11-29 16:24:58 +0000
committerkazu <kazu@138bc75d-0d04-0410-961f-82ee72b054a4>2002-11-29 16:24:58 +0000
commite6070002c9d9a55733bddc953752d0ee4e5d24bb (patch)
treedda061ebbdd75abddfab8f50418f7e058e0d1915 /gcc
parentf508700217551ad76db1e19bebbef194b3e096fa (diff)
downloadppe42-gcc-e6070002c9d9a55733bddc953752d0ee4e5d24bb.tar.gz
ppe42-gcc-e6070002c9d9a55733bddc953752d0ee4e5d24bb.zip
* config/h8300/h8300.md (movsi_h8300hs): Change the order of
alternatives to correct the length when the memory operand is either pre_dec or post_inc. git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@59637 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog6
-rw-r--r--gcc/config/h8300/h8300.md6
2 files changed, 9 insertions, 3 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 8d4f86cb61d..bdbc6619dba 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,5 +1,11 @@
2002-11-29 Kazu Hirata <kazu@cs.umass.edu>
+ * config/h8300/h8300.md (movsi_h8300hs): Change the order of
+ alternatives to correct the length when the memory operand is
+ either pre_dec or post_inc.
+
+2002-11-29 Kazu Hirata <kazu@cs.umass.edu>
+
* config/h8300/h8300.md (an anonymous pattern): Give an
internal name *tst_extzv_bitqi_1_n.
Accept bit_operand instead of bit_memory_operand.
diff --git a/gcc/config/h8300/h8300.md b/gcc/config/h8300/h8300.md
index 5da3397fffa..08bdb8e4c69 100644
--- a/gcc/config/h8300/h8300.md
+++ b/gcc/config/h8300/h8300.md
@@ -468,8 +468,8 @@
(set_attr "cc" "clobber")])
(define_insn "movsi_h8300hs"
- [(set (match_operand:SI 0 "general_operand_dst" "=r,r,r,r,m,<,r,*a,*a,r")
- (match_operand:SI 1 "general_operand_src" "I,r,i,m,r,r,>,I,r,*a"))]
+ [(set (match_operand:SI 0 "general_operand_dst" "=r,r,r,<,r,r,m,*a,*a,r")
+ (match_operand:SI 1 "general_operand_src" "I,r,i,r,>,m,r,I,r,*a"))]
"(TARGET_H8300S || TARGET_H8300H)
&& (register_operand (operands[0], SImode)
|| register_operand (operands[1], SImode))
@@ -539,7 +539,7 @@
}
return \"mov.l %S1,%S0\";
}"
- [(set_attr "length" "2,2,6,10,10,4,4,2,6,4")
+ [(set_attr "length" "2,2,6,4,4,10,10,2,6,4")
(set_attr "cc" "set_zn,set_znv,clobber,set_znv,set_znv,set_znv,set_znv,none_0hit,none_0hit,set_znv")])
(define_insn "movsf_h8300h"
OpenPOWER on IntegriCloud