summaryrefslogtreecommitdiffstats
path: root/gcc
diff options
context:
space:
mode:
authorrth <rth@138bc75d-0d04-0410-961f-82ee72b054a4>2005-06-29 18:22:06 +0000
committerrth <rth@138bc75d-0d04-0410-961f-82ee72b054a4>2005-06-29 18:22:06 +0000
commit637bacf12d25ad5371c3db042336abe4c15a4d27 (patch)
tree93b6a935b090b4112d8a55950555693bd950729f /gcc
parentbc0c6138b8302425e829893a72b4d428c15e7a59 (diff)
downloadppe42-gcc-637bacf12d25ad5371c3db042336abe4c15a4d27.tar.gz
ppe42-gcc-637bacf12d25ad5371c3db042336abe4c15a4d27.zip
* config/alpha/alpha.md (vec_shl_<VEC>, vec_shr_<VEC>): New.
git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@101434 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc')
-rw-r--r--gcc/ChangeLog4
-rw-r--r--gcc/config/alpha/alpha.md20
2 files changed, 24 insertions, 0 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 98491275049..9bf9bc22cd0 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,5 +1,9 @@
2005-06-29 Richard Henderson <rth@redhat.com>
+ * config/alpha/alpha.md (vec_shl_<VEC>, vec_shr_<VEC>): New.
+
+2005-06-29 Richard Henderson <rth@redhat.com>
+
* tree-vect-transform.c (vect_min_worthwhile_factor): Declare.
(vect_create_epilog_for_reduction): Don't use vec_shr if the
operation is emulated.
diff --git a/gcc/config/alpha/alpha.md b/gcc/config/alpha/alpha.md
index 157e8caf2d6..35cc320ea84 100644
--- a/gcc/config/alpha/alpha.md
+++ b/gcc/config/alpha/alpha.md
@@ -6361,6 +6361,26 @@
""
"eqv %1,%2,%0"
[(set_attr "type" "ilog")])
+
+(define_expand "vec_shl_<mode>"
+ [(set (match_operand:VEC 0 "register_operand" "")
+ (ashift:DI (match_operand:VEC 1 "register_operand" "")
+ (match_operand:DI 2 "reg_or_6bit_operand" "")))]
+ ""
+{
+ operands[0] = gen_lowpart (DImode, operands[0]);
+ operands[1] = gen_lowpart (DImode, operands[1]);
+})
+
+(define_expand "vec_shr_<mode>"
+ [(set (match_operand:VEC 0 "register_operand" "")
+ (lshiftrt:DI (match_operand:VEC 1 "register_operand" "")
+ (match_operand:DI 2 "reg_or_6bit_operand" "")))]
+ ""
+{
+ operands[0] = gen_lowpart (DImode, operands[0]);
+ operands[1] = gen_lowpart (DImode, operands[1]);
+})
;; Bit field extract patterns which use ext[wlq][lh]
OpenPOWER on IntegriCloud