diff options
| author | dnovillo <dnovillo@138bc75d-0d04-0410-961f-82ee72b054a4> | 2002-02-20 13:53:13 +0000 |
|---|---|---|
| committer | dnovillo <dnovillo@138bc75d-0d04-0410-961f-82ee72b054a4> | 2002-02-20 13:53:13 +0000 |
| commit | 5e862a702505436e8fc861c17ead56008a4d28a6 (patch) | |
| tree | 133766631cb712f6838b7f41de0fef40a3f49010 /gcc/expmed.c | |
| parent | 6cedc59a34e497885da0908b1c5f393a213dce41 (diff) | |
| download | ppe42-gcc-5e862a702505436e8fc861c17ead56008a4d28a6.tar.gz ppe42-gcc-5e862a702505436e8fc861c17ead56008a4d28a6.zip | |
* expmed.c (store_bit_field): Do not store bit fields using SUBREG
operations if the field does not start at a mode boundary.
git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@49899 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/expmed.c')
| -rw-r--r-- | gcc/expmed.c | 11 |
1 files changed, 7 insertions, 4 deletions
diff --git a/gcc/expmed.c b/gcc/expmed.c index ad87865a063..973cbf16b5c 100644 --- a/gcc/expmed.c +++ b/gcc/expmed.c @@ -299,6 +299,7 @@ store_bit_field (str_rtx, bitsize, bitnum, fieldmode, value, total_size) unsigned HOST_WIDE_INT offset = bitnum / unit; unsigned HOST_WIDE_INT bitpos = bitnum % unit; rtx op0 = str_rtx; + int byte_offset; enum machine_mode op_mode = mode_for_extraction (EP_insv, 3); @@ -333,11 +334,15 @@ store_bit_field (str_rtx, bitsize, bitnum, fieldmode, value, total_size) done with a simple store. For targets that support fast unaligned memory, any naturally sized, unit aligned field can be done directly. */ + byte_offset = (bitnum % BITS_PER_WORD) / BITS_PER_UNIT + + (offset * UNITS_PER_WORD); + if (bitpos == 0 && bitsize == GET_MODE_BITSIZE (fieldmode) && (GET_CODE (op0) != MEM - ? (GET_MODE_SIZE (fieldmode) >= UNITS_PER_WORD + ? ((GET_MODE_SIZE (fieldmode) >= UNITS_PER_WORD || GET_MODE_SIZE (GET_MODE (op0)) == GET_MODE_SIZE (fieldmode)) + && byte_offset % GET_MODE_SIZE (fieldmode) == 0) : (! SLOW_UNALIGNED_ACCESS (fieldmode, MEM_ALIGN (op0)) || (offset * BITS_PER_UNIT % bitsize == 0 && MEM_ALIGN (op0) % GET_MODE_BITSIZE (fieldmode) == 0)))) @@ -357,9 +362,7 @@ store_bit_field (str_rtx, bitsize, bitnum, fieldmode, value, total_size) abort (); } if (GET_CODE (op0) == REG) - op0 = gen_rtx_SUBREG (fieldmode, op0, - (bitnum % BITS_PER_WORD) / BITS_PER_UNIT - + (offset * UNITS_PER_WORD)); + op0 = gen_rtx_SUBREG (fieldmode, op0, byte_offset); else op0 = adjust_address (op0, fieldmode, offset); } |
