diff options
author | rth <rth@138bc75d-0d04-0410-961f-82ee72b054a4> | 1999-10-15 06:38:02 +0000 |
---|---|---|
committer | rth <rth@138bc75d-0d04-0410-961f-82ee72b054a4> | 1999-10-15 06:38:02 +0000 |
commit | 262115d1dbd1098839d54bf08c5c89f42a248ebc (patch) | |
tree | 6961d842b244b73c4676dcdd51ab81f9796bfce8 /gcc/config/a29k | |
parent | f5fddbf2d840fc50ed043ec01cd90a2bf489d23b (diff) | |
download | ppe42-gcc-262115d1dbd1098839d54bf08c5c89f42a248ebc.tar.gz ppe42-gcc-262115d1dbd1098839d54bf08c5c89f42a248ebc.zip |
* 1750a.md (movstrqi): Add missing output reload constraint.
(call_value): Likewise.
* a29k.md (cpxxx patterns): Add missing match_operator mode.
(jmpfdec): Add missing inout reload constraint.
* elxsi.md (addsi patterns): Add missing output reload constraint.
(move from sp): Use @ alternates.
(call_value): No constraint on output.
* fr30.md (movsi_pop): Add missing output reload constraint.
(movsf_constant_store): Likewise.
(splits): Remove constraints.
(subsi3): Add missing mode.
* i370.md (cmpstrsi+1): Add missing output reload constraint.
(call_value): Likewise.
* i960.md (cmpinc/cmpdec patterns): Add inout reload constraints.
* m32r.h (PREDICATE_CODES): Add seth_add3_operand.
* m32r.md (movsicc_internal): Add output reload constraint.
(movstrsi_internal): Add inout reload constraints.
* m88k.h (reg_names): Don't declare.
(SPECIAL_MODE_PREDICATES): New.
* m88k.md (*): Use register_operand not reg_or_0_operand
on destinations.
* mn10200.h (PREDICATE_CODES): New.
* ns32k.md (ffs pattern): Add output reload constraint.
* pdp11.md (sob pattern): Add inout reload constraint.
* sh.md (splits): Remove constraints.
(indirect_jump_scratch, fpu_switch): Add output reload constraint.
* v850.md (pattern_is_ok_for_epilogue): Likewise.
* vax.md (jgequ pattern): Add inout reload constraint.
git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@30008 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/config/a29k')
-rw-r--r-- | gcc/config/a29k/a29k.md | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/gcc/config/a29k/a29k.md b/gcc/config/a29k/a29k.md index aa82c6c5ca7..998d89272ac 100644 --- a/gcc/config/a29k/a29k.md +++ b/gcc/config/a29k/a29k.md @@ -337,7 +337,7 @@ ;; CPxxx, DEQ, DGT, DGE, FEQ, FGT, FGE (define_insn "" [(set (match_operand:SI 0 "gpc_reg_operand" "=r") - (match_operator 3 "comparison_operator" + (match_operator:SI 3 "comparison_operator" [(match_operand:SI 1 "gpc_reg_operand" "r") (match_operand:SI 2 "srcb_operand" "rI")]))] "" @@ -345,7 +345,7 @@ (define_insn "" [(set (match_operand:SI 0 "gpc_reg_operand" "=r") - (match_operator 3 "fp_comparison_operator" + (match_operator:SI 3 "fp_comparison_operator" [(match_operand:SF 1 "register_operand" "r") (match_operand:SF 2 "register_operand" "r")]))] "! TARGET_SOFT_FLOAT" @@ -354,7 +354,7 @@ (define_insn "" [(set (match_operand:SI 0 "gpc_reg_operand" "=r") - (match_operator 3 "fp_comparison_operator" + (match_operator:SI 3 "fp_comparison_operator" [(match_operand:DF 1 "register_operand" "r") (match_operand:DF 2 "register_operand" "r")]))] "! TARGET_SOFT_FLOAT" @@ -2861,7 +2861,7 @@ ;; JMPFDEC (define_insn "" [(set (pc) - (if_then_else (ge (match_operand:SI 0 "gpc_reg_operand" "r") + (if_then_else (ge (match_operand:SI 0 "gpc_reg_operand" "+r") (const_int 0)) (label_ref (match_operand 1 "" "")) (pc))) |