summaryrefslogtreecommitdiffstats
path: root/gas/testsuite/gas/mips/mips16-intermix.d
blob: 0242d9c2b61e019f4b992a8def5fdf5b8276712e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
#PROG: nm
#as: -mips32r2 -32
#name: MIPS16 intermix

0+[0-9a-f]+ t __call_stub_fp_m16_static16_d_d
0+[0-9a-f]+ t __call_stub_fp_m16_static16_d_l
0+[0-9a-f]+ t __call_stub_fp_m16_static1_d_d
0+[0-9a-f]+ t __call_stub_fp_m16_static1_d_l
0+[0-9a-f]+ t __call_stub_fp_m32_static16_d_d
0+[0-9a-f]+ t __call_stub_fp_m32_static16_d_l
0+[0-9a-f]+ t __call_stub_fp_m32_static1_d_d
0+[0-9a-f]+ t __call_stub_fp_m32_static1_d_l
0+[0-9a-f]+ t __call_stub_m16_static16_d
0+[0-9a-f]+ t __call_stub_m16_static16_dl
0+[0-9a-f]+ t __call_stub_m16_static16_dlld
0+[0-9a-f]+ t __call_stub_m16_static1_d
0+[0-9a-f]+ t __call_stub_m16_static1_dl
0+[0-9a-f]+ t __call_stub_m16_static1_dlld
0+[0-9a-f]+ t __call_stub_m32_static16_d
0+[0-9a-f]+ t __call_stub_m32_static16_dl
0+[0-9a-f]+ t __call_stub_m32_static16_dlld
0+[0-9a-f]+ t __call_stub_m32_static1_d
0+[0-9a-f]+ t __call_stub_m32_static1_dl
0+[0-9a-f]+ t __call_stub_m32_static1_dlld
0+[0-9a-f]+ t __fn_stub_m16_d
0+[0-9a-f]+ t __fn_stub_m16_d_d
0+[0-9a-f]+ t __fn_stub_m16_dl
0+[0-9a-f]+ t __fn_stub_m16_dlld
0+[0-9a-f]+ t __fn_stub_m16_static16_d
0+[0-9a-f]+ t __fn_stub_m16_static16_d_d
0+[0-9a-f]+ t __fn_stub_m16_static16_dl
0+[0-9a-f]+ t __fn_stub_m16_static16_dlld
0+[0-9a-f]+ t __fn_stub_m16_static1_d
0+[0-9a-f]+ t __fn_stub_m16_static1_d_d
0+[0-9a-f]+ t __fn_stub_m16_static1_dl
0+[0-9a-f]+ t __fn_stub_m16_static1_dlld
0+[0-9a-f]+ t __fn_stub_m16_static32_d
0+[0-9a-f]+ t __fn_stub_m16_static32_d_d
0+[0-9a-f]+ t __fn_stub_m16_static32_dl
0+[0-9a-f]+ t __fn_stub_m16_static32_dlld
0+[0-9a-f]+ t __fn_stub_m16_static_d
0+[0-9a-f]+ t __fn_stub_m16_static_d_d
0+[0-9a-f]+ t __fn_stub_m16_static_dl
0+[0-9a-f]+ t __fn_stub_m16_static_dlld
[ 	]+ U __mips16_adddf3
[ 	]+ U __mips16_fixdfsi
[ 	]+ U __mips16_floatsidf
[ 	]+ U __mips16_ret_df
0+[0-9a-f]+ T f16
0+[0-9a-f]+ T f32
0+[0-9a-f]+ T m16_d
0+[0-9a-f]+ T m16_d_d
0+[0-9a-f]+ T m16_d_l
0+[0-9a-f]+ T m16_dl
0+[0-9a-f]+ T m16_dlld
0+[0-9a-f]+ T m16_l
0+[0-9a-f]+ T m16_ld
0+[0-9a-f]+ t m16_static16_d
0+[0-9a-f]+ t m16_static16_d_d
0+[0-9a-f]+ t m16_static16_d_l
0+[0-9a-f]+ t m16_static16_dl
0+[0-9a-f]+ t m16_static16_dlld
0+[0-9a-f]+ t m16_static16_l
0+[0-9a-f]+ t m16_static16_ld
0+[0-9a-f]+ t m16_static1_d
0+[0-9a-f]+ t m16_static1_d_d
0+[0-9a-f]+ t m16_static1_d_l
0+[0-9a-f]+ t m16_static1_dl
0+[0-9a-f]+ t m16_static1_dlld
0+[0-9a-f]+ t m16_static1_l
0+[0-9a-f]+ t m16_static1_ld
0+[0-9a-f]+ t m16_static32_d
0+[0-9a-f]+ t m16_static32_d_d
0+[0-9a-f]+ t m16_static32_d_l
0+[0-9a-f]+ t m16_static32_dl
0+[0-9a-f]+ t m16_static32_dlld
0+[0-9a-f]+ t m16_static32_l
0+[0-9a-f]+ t m16_static32_ld
0+[0-9a-f]+ t m16_static_d
0+[0-9a-f]+ t m16_static_d_d
0+[0-9a-f]+ t m16_static_d_l
0+[0-9a-f]+ t m16_static_dl
0+[0-9a-f]+ t m16_static_dlld
0+[0-9a-f]+ t m16_static_l
0+[0-9a-f]+ t m16_static_ld
0+[0-9a-f]+ T m32_d
0+[0-9a-f]+ T m32_d_d
0+[0-9a-f]+ T m32_d_l
0+[0-9a-f]+ T m32_dl
0+[0-9a-f]+ T m32_dlld
0+[0-9a-f]+ T m32_l
0+[0-9a-f]+ T m32_ld
0+[0-9a-f]+ t m32_static16_d
0+[0-9a-f]+ t m32_static16_d_d
0+[0-9a-f]+ t m32_static16_d_l
0+[0-9a-f]+ t m32_static16_dl
0+[0-9a-f]+ t m32_static16_dlld
0+[0-9a-f]+ t m32_static16_l
0+[0-9a-f]+ t m32_static16_ld
0+[0-9a-f]+ t m32_static1_d
0+[0-9a-f]+ t m32_static1_d_d
0+[0-9a-f]+ t m32_static1_d_l
0+[0-9a-f]+ t m32_static1_dl
0+[0-9a-f]+ t m32_static1_dlld
0+[0-9a-f]+ t m32_static1_l
0+[0-9a-f]+ t m32_static1_ld
0+[0-9a-f]+ t m32_static32_d
0+[0-9a-f]+ t m32_static32_d_d
0+[0-9a-f]+ t m32_static32_d_l
0+[0-9a-f]+ t m32_static32_dl
0+[0-9a-f]+ t m32_static32_dlld
0+[0-9a-f]+ t m32_static32_l
0+[0-9a-f]+ t m32_static32_ld
0+[0-9a-f]+ t m32_static_d
0+[0-9a-f]+ t m32_static_d_d
0+[0-9a-f]+ t m32_static_d_l
0+[0-9a-f]+ t m32_static_dl
0+[0-9a-f]+ t m32_static_dlld
0+[0-9a-f]+ t m32_static_l
0+[0-9a-f]+ t m32_static_ld
#pass
OpenPOWER on IntegriCloud