summaryrefslogtreecommitdiffstats
path: root/gas/testsuite/gas/mips/cache.s
blob: 5f66c4d77cc7b0df384eef3a8d21833f1dd7d1a3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
# Source file to test offsets used with the CACHE and PREF instruction.

# By default test CACHE.

# If defined, test PREF.
	.ifdef	tpref
	.macro	cache ops:vararg
	pref	\ops
	.endm
	.endif

	.set	noreorder
	.set	noat

	.text
text_label:

	cache	5, 2047($2)
	cache	5, -2048($3)

	# 12 bits accepted for microMIPS code.
	.ifdef	micromips
	.set	at
	.endif
	cache	5, 2048($4)
	cache	5, -2049($5)
	cache	5, 32767($6)
	cache	5, -32768($7)

	# 16 bits accepted for standard MIPS code.
	.ifndef	micromips
	.set	at
	.endif
	cache	5, 32768($8)
	cache	5, -32769($9)
	cache	5, 36864($10)
	cache	5, -36865($11)

# Force at least 8 (non-delay-slot) zero bytes, to make 'objdump' print ...
	.align	2
	.space	8
OpenPOWER on IntegriCloud