summaryrefslogtreecommitdiffstats
path: root/sim
Commit message (Expand)AuthorAgeFilesLines
...
* r5900 sanitization fixes.Jeff Law1997-09-242-2/+3
* mips64vr5900el-elf -> mips64r5900-elf.Jeff Law1997-09-2366-2062/+0
* * sim-events.c (SIM_EVENTS_POLL_RATE): poll more often than onceFelix Lee1997-09-232-1/+13
* vr5900-r5900.Jeff Law1997-09-231-1/+1
* Check v850eq popm[hl] instructions.Andrew Cagney1997-09-235-2/+284
* * Make-common.in (SIM_SCACHE, SIM_DEFAULT_MODEL): Assign configured values.Andrew Cagney1997-09-232-1/+10
* * sim-types.h (SIGNED64): ##i64 when _MSC_VER, not _WIN32.Felix Lee1997-09-231-0/+5
* * configure.in: i386-windows is a cross, so don't expectFelix Lee1997-09-231-1/+1
* Remove need to update <targ>/Makefile.in when adding optional optionsAndrew Cagney1997-09-2326-585/+1859
* Add memory alignment config option.Andrew Cagney1997-09-226-87/+204
* Enable --alignment option, stop sim-options.c hardwiring the alignment.Andrew Cagney1997-09-224-3/+8
* Fix disabling of model code when simulator does not support modeling.Andrew Cagney1997-09-222-2/+24
* Simplify logic behind the generic configuration option --enable-sim-alignment.Andrew Cagney1997-09-2215-50/+145
* Add support for --enable-sim-alignment to simulator common aclocal.m4Andrew Cagney1997-09-2217-80/+311
* Removed the v850eq sanitizationNick Clifton1997-09-203-72/+7
* Add handling for 3900's SDBBP, DERET, and RFE insns.Gavin Romig-Koch1997-09-202-7/+15
* * gencode.c: Add r3900 (tx39).Gavin Romig-Koch1997-09-192-21/+40
* Add alignment option.Andrew Cagney1997-09-191-0/+1
* More tests.Andrew Cagney1997-09-199-16/+255
* Clean up tracing for Bcond & jmp insns.Andrew Cagney1997-09-194-369/+162
* Correctly locate `_' in generated names.Andrew Cagney1997-09-191-1/+1
* Fix cmov immed.Andrew Cagney1997-09-194-34/+77
* Change semantic function name to semantic_<INSN>_<FMT> instead ofAndrew Cagney1997-09-192-3/+8
* Fix cmov insn.Andrew Cagney1997-09-194-17/+30
* sanitization fixes. typoes, missing fences, "start" instead of "end", etc.Felix Lee1997-09-181-8/+2
* add missing files.Felix Lee1997-09-184-1/+44
* v850 files that weren't being removed if !keep-v850Felix Lee1997-09-182-2/+6
* * sim-main.h (kill): macro was missing args.Felix Lee1997-09-172-1/+10
* Test US bit of v850eq.Andrew Cagney1997-09-173-0/+65
* Clean up more tracing.Andrew Cagney1997-09-175-211/+112
* * sim-events.c (ETRACE): Use trace_printf not sim_io_printf forAndrew Cagney1997-09-171-0/+10
* Fix tracing for: "ctret", "bsw", "hsw"Andrew Cagney1997-09-174-144/+140
* Define MOVED macro, move sub-bitfield from XXX to YYY.Andrew Cagney1997-09-171-0/+4
* More v850 simulator tests.Andrew Cagney1997-09-178-8/+62
* More v850 simulator tests.Andrew Cagney1997-09-1712-23/+1114
* Add/test 8bit bit manipuation macros.Andrew Cagney1997-09-172-32/+71
* Generic rules for building simple simulator test programs.Andrew Cagney1997-09-161-0/+48
* * sim/mips/gencode.c (build_instruction): Don't need to subtract 4 forGavin Romig-Koch1997-09-162-1/+7
* * sim/mips/interp.c: Correct some HASFPU problems.Gavin Romig-Koch1997-09-162-5/+19
* Smooth some of ALU tracing's rough edges.Andrew Cagney1997-09-165-277/+292
* More sim-bits testing.Andrew Cagney1997-09-162-4/+37
* Add {LS,MS}SEXT and {LS,MS}INSERTED macros. Eliminates bug in SEXT.Andrew Cagney1997-09-163-25/+107
* Use trace_one_insn in trace functions. Buffer up trace data so thatAndrew Cagney1997-09-163-164/+133
* v850eq simulator tests.Andrew Cagney1997-09-166-0/+132
* Restrict ldsr (load system register) to modifying just non-reserved PSW bits.Andrew Cagney1997-09-165-59/+55
* Add v850e version of breakpoint instruction.Andrew Cagney1997-09-164-5/+34
* Differentiate between a non-zero string and a constant zero field.Andrew Cagney1997-09-161-0/+5
* * simops.c (Multiply64): Don't store into register zero.Jim Wilson1997-09-162-2/+11
* For instructions moved into v850.igen was computing (wrong) NIA whenAndrew Cagney1997-09-154-14/+28
* * igen.c (gen_run_c): Handle non-multi-sim case.Andrew Cagney1997-09-152-22/+36
OpenPOWER on IntegriCloud