index
:
ppe42-binutils
binutils-2_24-ppe42
GNU Binutils for the PPE42
Raptor Computing Systems
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
sim
Commit message (
Expand
)
Author
Age
Files
Lines
*
2012-05-24 Pedro Alves <palves@redhat.com>
Pedro Alves
2012-05-24
4
-3
/
+11
*
gdb/
Pedro Alves
2012-05-24
21
-51
/
+111
*
gdb/
Pedro Alves
2012-05-24
3
-2
/
+8
*
PR 14072
Hans-Peter Nilsson
2012-05-20
2
-0
/
+6
*
PR 14072
Nick Clifton
2012-05-19
21
-4
/
+56
*
sim: bfin: new PINT model
Mike Frysinger
2012-04-09
7
-1
/
+386
*
sim: bfin: new GPIO model
Mike Frysinger
2012-04-09
7
-1
/
+352
*
sim: bfin: add shift astat tests
Mike Frysinger
2012-04-09
4
-0
/
+777
*
sim: bfin: fix ASTAT issues in immediate shifts
Mike Frysinger
2012-04-09
2
-17
/
+64
*
sim: bfin: fix ASTAT/correctness issues with arithmetic shifts
Mike Frysinger
2012-04-09
2
-10
/
+67
*
sim: bfin: more astat tests
Mike Frysinger
2012-04-09
3
-0
/
+397
*
sim: bfin: enable some parallel tests
Mike Frysinger
2012-04-09
5
-4
/
+7
*
sim: bfin: more parallel insn checks
Mike Frysinger
2012-04-09
2
-18
/
+84
*
sim: bfin: keep track of the exact position of parallel insns
Mike Frysinger
2012-04-09
3
-44
/
+75
*
sim: bfin: unify se_all helpers more
Mike Frysinger
2012-04-09
7
-54
/
+64
*
sim: bfin: drop excess space in negation insn
Mike Frysinger
2012-04-08
2
-1
/
+5
*
sim: fix spelling typo
Mike Frysinger
2012-04-02
2
-1
/
+5
*
sim: bfin: throw VEC_ILGAL_I with 32bit insn in group1/group2 slots
Mike Frysinger
2012-04-01
2
-0
/
+8
*
sim: bfin: simplify field width processing and fix build warnings
Mike Frysinger
2012-04-01
2
-10
/
+6
*
sim: bfin: fix unused bfrom handling for BF535
Mike Frysinger
2012-04-01
2
-1
/
+5
*
sim: bfin: fix build warning/style with auxvt_size
Mike Frysinger
2012-04-01
2
-2
/
+7
*
sim: bfin: fix typo in BF54x SIC init
Mike Frysinger
2012-03-31
2
-1
/
+5
*
sim: bfin: include devices.h to fix build warnings
Mike Frysinger
2012-03-31
2
-0
/
+5
*
Commit gdb and sim support for v850e2 and v850e2v3 on behalf of
Kevin Buettner
2012-03-29
9
-26
/
+3235
*
sim: add bugzilla marking
Mike Frysinger
2012-03-27
1
-0
/
+1
*
sim: add a proper sim_core_trans_addr prototype
Mike Frysinger
2012-03-26
4
-1
/
+16
*
sim: bfin: skip .c/.S tests if no compiler is available
Mike Frysinger
2012-03-25
2
-0
/
+34
*
sim: bfin: disable redundant test that makes 32bit gas angry
Mike Frysinger
2012-03-25
2
-1
/
+7
*
sim: bfin: fix typos in large constants in tests
Mike Frysinger
2012-03-25
6
-5
/
+13
*
* nrun.c: Add #ifdef HAVE_CONFIG_H and associated includes stanza
Hans-Peter Nilsson
2012-03-24
2
-0
/
+11
*
[PATCH] sim: make sure to include strsignal prototype
Mike Frysinger
2012-03-24
104
-3403
/
+6118
*
sim: testsuite: regen configure after rl78 addition
Mike Frysinger
2012-03-24
1
-0
/
+4
*
sim: cris: update testsuite output after strsignal change
Mike Frysinger
2012-03-24
25
-24
/
+33
*
sim: testsuite: regen configure after rl78 addition
Mike Frysinger
2012-03-23
1
-0
/
+3
*
sim: rx: fix warnings with AC_DEFINE
Mike Frysinger
2012-03-23
2
-3
/
+8
*
sim: sync build_warnings handling with gdb
Mike Frysinger
2012-03-23
2
-26
/
+44
*
sim: cris: update testsuite output after strsignal change
Mike Frysinger
2012-03-21
38
-37
/
+50
*
sim/testsuite/: split up arch-specific changelogs
Mike Frysinger
2012-03-21
7
-613
/
+587
*
sim: bfin: add exhaustive parallel-insn tests
Mike Frysinger
2012-03-19
4
-0
/
+33517
*
sim: bfin: unify se_all*opcodes tests
Mike Frysinger
2012-03-19
4
-287
/
+255
*
sim: bfin: add tests for new shift behavior
Mike Frysinger
2012-03-19
2
-0
/
+11
*
sim: bfin: add tests for new shift behavior
Mike Frysinger
2012-03-19
4
-0
/
+137
*
sim: bfin: fix corner case Logical shift issues
Mike Frysinger
2012-03-19
2
-45
/
+64
*
sim: use character classes rather than ranges
Mike Frysinger
2012-03-19
4
-18
/
+25
*
sim: nrun: decode signal when crashing
Mike Frysinger
2012-03-19
2
-1
/
+6
*
sim: tests: ignore generated tests
Mike Frysinger
2012-03-19
2
-0
/
+5
*
sim: bfin: ebiu_amc: push down hardcoded base addresses
Mike Frysinger
2012-03-19
2
-2
/
+12
*
sim: bfin: import optimizations from 32bit test into 16bit test
Mike Frysinger
2012-03-19
2
-35
/
+73
*
sim: bfin: use ARRAY_SIZE
Mike Frysinger
2012-03-19
2
-1
/
+6
*
sim: ppc: fix compilation on AIX 7.1 due to st_pad name collisions
Mike Frysinger
2012-03-14
2
-0
/
+9
[next]