summaryrefslogtreecommitdiffstats
path: root/sim/v850/v850.igen
Commit message (Expand)AuthorAgeFilesLines
* Remove illegal instruciton pattern, since it is the same as the breakpointNick Clifton2000-05-301-7/+0
* * merge from internal treeFrank Ch. Eigler2000-05-081-4/+15
* * more compatibility with v850 hardwareFrank Ch. Eigler2000-03-251-0/+7
* Initial creation of sourceware repositoryStan Shebs1999-04-161-0/+1407
* Initial creation of sourceware repositoryStan Shebs1999-04-161-1461/+0
* Reverrt BREAK value back to its old valueNick Clifton1997-12-051-1/+1
* Fixed sanitization,Nick Clifton1997-12-041-208/+64
* Clean up tracing for Bcond & jmp insns.Andrew Cagney1997-09-191-128/+100
* Fix cmov immed.Andrew Cagney1997-09-191-12/+56
* Fix cmov insn.Andrew Cagney1997-09-191-1/+3
* Clean up more tracing.Andrew Cagney1997-09-171-3/+21
* Fix tracing for: "ctret", "bsw", "hsw"Andrew Cagney1997-09-171-36/+72
* Smooth some of ALU tracing's rough edges.Andrew Cagney1997-09-161-39/+69
* Restrict ldsr (load system register) to modifying just non-reserved PSW bits.Andrew Cagney1997-09-161-2/+16
* Add v850e version of breakpoint instruction.Andrew Cagney1997-09-161-5/+16
* For instructions moved into v850.igen was computing (wrong) NIA whenAndrew Cagney1997-09-151-10/+10
* Fix sanitization for v850 V v850e V v850eqAndrew Cagney1997-09-151-11/+267
* For v850eq start up with US bit set.Andrew Cagney1997-09-151-2/+26
* Check reserved bits before executing instructions.Andrew Cagney1997-09-121-1/+48
* Add multi-sim support to v850/v850e/v850eq simulators.Andrew Cagney1997-09-081-0/+1151
OpenPOWER on IntegriCloud