summaryrefslogtreecommitdiffstats
path: root/sim/tic80/interp.c
Commit message (Expand)AuthorAgeFilesLines
* Delete TiC80, no longer supported by GDB.Andrew Cagney2002-06-011-127/+0
* TIc80 simulator.Andrew Cagney2000-07-041-0/+127
* Initial creation of sourceware repositoryStan Shebs1999-04-161-127/+0
* Clarify meaning of sim_signalled's SIGRC argument. Document that thisAndrew Cagney1997-11-221-5/+2
* o Implement generic halt/restart/abort module.Andrew Cagney1997-05-191-16/+5
* o Make tic80 insn file more `cache ready'Andrew Cagney1997-05-161-2/+0
* Make sure r0 == 0; Return EINVAL for system calls that are defined but not pr...Michael Meissner1997-05-131-0/+2
* Remove ANNULed cycle - was confusing gdb.Andrew Cagney1997-05-131-22/+5
* Clear cntrl-c after handling it.Andrew Cagney1997-05-121-1/+1
* c80 simulator fixes.Andrew Cagney1997-05-121-0/+27
* o Clean-up tic80 fp tracingAndrew Cagney1997-05-071-208/+0
* Remove extra : from nop, sink{1,2} tracingMichael Meissner1997-05-061-3/+3
* Add semantic tracing to the tic80Michael Meissner1997-05-061-0/+209
* o Add core and event objects into simulatorAndrew Cagney1997-05-021-0/+8
* Numerous fixes.Andrew Cagney1997-04-291-1/+1
* Enable more instructions.Andrew Cagney1997-04-241-5/+10
* TIc80 simulator checkpoint - runs 3 instructions - trap, addu, br.a.Andrew Cagney1997-04-221-0/+117
OpenPOWER on IntegriCloud