summaryrefslogtreecommitdiffstats
path: root/sim/rx/ChangeLog
Commit message (Expand)AuthorAgeFilesLines
* This commit was manufactured by cvs2svn to create branch 'binutils-nobody2013-09-181-236/+0
* * rx.c (SHIFT_OP): A shift by zero still sets the condition codes.Nick Clifton2013-06-281-0/+5
* sim: use AM_MAINTAINER_MODEMike Frysinger2013-06-051-0/+4
* * rx.c (decode_opcode): Handle RXO_satr.Nick Clifton2013-01-161-0/+4
* Define PACKAGE macro in all sims' config.h.Joel Brobecker2012-06-151-0/+4
* gdb/Pedro Alves2012-05-241-0/+6
* [PATCH] sim: make sure to include strsignal prototypeMike Frysinger2012-03-241-0/+4
* sim: rx: fix warnings with AC_DEFINEMike Frysinger2012-03-231-0/+5
* Update rx sim so that it'll print load statistics.Kevin Buettner2012-03-031-0/+13
* sim: generate build dependencies on the flyMike Frysinger2011-12-031-0/+5
* sim: rename common/aclocal.m4 to common/acinclude.m4Mike Frysinger2011-10-181-0/+4
* sim: move from common.m4 to SIM_AC_COMMONMike Frysinger2011-10-181-0/+6
* sim: m32c/rx: rename configure.in to match rest of the treeMike Frysinger2011-07-111-0/+4
* sim: m32c/rx: fix typo in copyright updatingMike Frysinger2011-07-111-0/+4
* sim: add sim_complete_command stubs for non-common-using portsMike Frysinger2011-04-161-0/+4
* http://sourceware.org/ml/gdb-patches/2010-11/msg00112.htmlAndrew Burgess2011-01-111-0/+5
* (decode_opcode): RXO_branchrel is relative to the opcode's PC, notDJ Delorie2010-12-141-0/+2
* * rx.c (decode_opcode): For "MVFC PC,", use the address of theDJ Delorie2010-12-141-0/+5
* * rx.c (lsb_count): New.DJ Delorie2010-11-121-0/+8
* * mem.c (rx_mem_ptr): When invalidating the decode cache, accountKevin Buettner2010-09-301-0/+6
* * rx.c (decode_opcode: RXO_int): Only break out of the emulationNick Clifton2010-09-291-0/+5
* * rx.c (decode_opcode): Add cycle information for RXO_smovu.Kevin Buettner2010-09-241-0/+4
* Fix typo in ChangeLog entry.Kevin Buettner2010-09-241-1/+1
* * cpu.h (reset_decoder): Declare.Kevin Buettner2010-09-231-0/+4
* * rx.c (decode_opcode): Declare `rx' as unsigned.Kevin Buettner2010-09-231-0/+2
* * fpu.c, gdb-if.c, load.c, misc.c, syscalls.c (config.h): Include.Kevin Buettner2010-09-231-0/+4
* [include/opcode]DJ Delorie2010-07-291-0/+27
* [sim/rx]DJ Delorie2010-07-281-0/+27
* * gdb-if.c (sim_store_register): Add case for sim_rx_acc_regnum.Kevin Buettner2010-07-071-0/+4
* Add "acc" register. Revise register order and names.Kevin Buettner2010-06-241-0/+5
* oops - omitted from previous deltaNick Clifton2010-06-081-0/+5
* * gdb-if.c (sim_do_command): Add a "sim verbose noisy" command.Kevin Buettner2010-05-281-0/+4
* sim: constify sim_write source buffer (part 2)Mike Frysinger2010-04-141-0/+4
* * configure.in: Check if the host has getopt.h.Masaki Muranaka2010-02-141-0/+9
* * rx/rx.c (decode_opcode): btst bit address mask fix.DJ Delorie2009-12-231-0/+4
* * rx/rx.c (decode_opcode): fix SWHILE logic.DJ Delorie2009-11-301-0/+4
* [sim]DJ Delorie2009-11-241-0/+26
OpenPOWER on IntegriCloud