summaryrefslogtreecommitdiffstats
path: root/gdb/mips-tdep.c
Commit message (Expand)AuthorAgeFilesLines
* Branch prediction code cleanupDaniel Jacobowitz2001-07-061-40/+53
* * mips-tdep.c (mips_software_single_step): New function.Daniel Jacobowitz2001-07-051-0/+27
* * arch-utils.c (init_frame_pc_default): New functionAndrew Cagney2001-06-161-0/+1
* Multi-arch INIT_FRAME_PC() and INIT_FRAME_PC_FIRST().Andrew Cagney2001-06-151-7/+5
* multi-arch ADDR_BITS_REMOVE.Andrew Cagney2001-06-151-1/+5
* * config/mips/tm-irix6.h: New file.Eli Zaretskii2001-06-071-0/+22
* * mips-tdep.c (show_mipsfpu_command): Remove unused variable msg.Eli Zaretskii2001-06-041-12/+15
* * mips-tdep.c (mips_store_return_value,Jim Blandy2001-05-121-2/+2
* Phase 1 of the ptid_t changes.Kevin Buettner2001-05-041-2/+2
* Gag -Wuninitialized warnings.Andrew Cagney2001-03-281-1/+4
* * mips-tdep.c (mips_gdbarch_init): Tweak indentation.Jim Blandy2001-03-261-1/+1
* Change SOFTWARE_SINGLE_STEP_P into SOFTWARE_SINGLE_STEP_P().Andrew Cagney2001-03-201-5/+2
* Update/correct copyright notices.Kevin Buettner2001-03-061-2/+2
* Create new file regcache.h. Update all uses.Andrew Cagney2001-03-011-0/+1
* Fix printf fmt arguments.Andrew Cagney2001-02-211-10/+32
* When the target h/w has 8byte registers, return 8 bytes for the raw buffer sizeAndrew Cagney2001-02-201-0/+5
* Add __FILE__ and __LINE__ parameter to internal_error() /Andrew Cagney2001-02-081-3/+6
* Replace strsave() with xstrdup().Andrew Cagney2001-01-311-5/+5
* 2001-01-04 Michael Snyder <msnyder@mvstp600e.cygnus.com>Michael Snyder2001-01-041-1/+1
* Replace free() with xfree().Kevin Buettner2000-12-151-1/+1
* Multiarch STAB_REG_TO_REGNUM, ECOFF_REG_TO_REGNUM,Andrew Cagney2000-12-041-0/+27
* * mips-tdep.c (struct upk_mips16): Delete fields ``inst'' andAndrew Cagney2000-12-021-174/+163
* * gdbarch.sh, hp-psymtab-read.c, hpread.c, m3-nat.c, mcore-tdep.c,J.T. Conklin2000-10-301-3/+3
* Corrected spelling errors in comments.David Anderson2000-10-271-2/+2
* Approved by Andrew Cagney <ac131313@cygnus.com>Fred Fish2000-10-251-1/+8
* Corrected spelling errors in commentsDavid Anderson2000-10-231-1/+1
* Check arches->gdbarch and not current_gdbarch when looking for a match.Andrew Cagney2000-08-191-2/+2
* Protoization.Kevin Buettner2000-07-301-9/+4
* * mips-tdep.c: General cleanup. Delete all #if 0 code. ConvertAndrew Cagney2000-07-111-361/+180
* Force MIPS to sign-extend any addresses read from registers.Andrew Cagney2000-07-111-22/+30
* Move the ``set mask-address'' command to remote-mips.c. DisableAndrew Cagney2000-07-111-15/+71
* * mips-tdep.c (mips_push_arguments): Always align struct_addr on aAndrew Cagney2000-07-101-3/+8
* More mult-arch conversions: IEEE_FLOAT, SKIP_PROLOGUE,Andrew Cagney2000-07-071-29/+26
* 2000-07-06 Michael Snyder <msnyder@cleaver.cygnus.com>Michael Snyder2000-07-061-3/+5
* For EABI, start allocting space on the stack when the registers areAndrew Cagney2000-06-231-11/+16
* When FP registers are full, store FP arguments on stack and not inAndrew Cagney2000-06-231-12/+29
* Add ``set debug mips'' command. Add much debugging.Andrew Cagney2000-06-171-11/+91
* For MIPS_EABI, squeeze simple floating point structs into an FP register.Andrew Cagney2000-06-171-1/+8
* EABI64 was selecting EABI32Andrew Cagney2000-06-171-1/+1
* Multi-arch GDB_TARGET_IS_MIPS64.Andrew Cagney2000-06-121-23/+36
* Print all known but not yet multi-arched values.Andrew Cagney2000-06-121-7/+328
* Re-implement gdbach_dump() so that it prints out the macro values.Andrew Cagney2000-06-101-58/+76
* MIPS is always multi-arch enabled.Andrew Cagney2000-06-081-1/+25
* Delete MIPS_DEFAULT_FPU from config/mips/*.hAndrew Cagney2000-06-081-0/+9
* Change signature of function add_set_enum_cmd() so that it usesAndrew Cagney2000-06-081-6/+6
* PARAMS removal.Kevin Buettner2000-05-281-23/+23
* Fix signature of add_set_enum_cmd. Change VAR parameter to char**.Andrew Cagney2000-05-161-5/+5
* Handle case of 32 ABI saving 32 bit registers on stack when targetAndrew Cagney2000-05-121-1/+67
* Fix tipo 32->64 in MIPS_EABI.Andrew Cagney2000-05-121-1/+1
* Add preliminary support for IRIX's n32 abi to the MIPS's multi-arch code.Andrew Cagney2000-05-111-59/+115
OpenPOWER on IntegriCloud