1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
|
/* Copyright 2013-2016 IBM Corp.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
* implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __PCI_SLOT_H
#define __PCI_SLOT_H
#include <opal.h>
#include <device.h>
#include <timebase.h>
#include <timer.h>
#include <ccan/list/list.h>
/*
* PCI Slot Info: Wired Lane Values
*
* Values 0 to 6 match slot map 1005. In case of *any* change here
* make sure to keep the lxvpd.c parsing code in sync *and* the
* corresponding label strings in pci.c
*/
#define PCI_SLOT_WIRED_LANES_UNKNOWN 0x00
#define PCI_SLOT_WIRED_LANES_PCIE_X1 0x01
#define PCI_SLOT_WIRED_LANES_PCIE_X2 0x02
#define PCI_SLOT_WIRED_LANES_PCIE_X4 0x03
#define PCI_SLOT_WIRED_LANES_PCIE_X8 0x04
#define PCI_SLOT_WIRED_LANES_PCIE_X16 0x05
#define PCI_SLOT_WIRED_LANES_PCIE_X32 0x06
#define PCI_SLOT_WIRED_LANES_PCIX_32 0x07
#define PCI_SLOT_WIRED_LANES_PCIX_64 0x08
/* PCI Slot Info: Bus Clock Values */
#define PCI_SLOT_BUS_CLK_RESERVED 0x00
#define PCI_SLOT_BUS_CLK_GEN_1 0x01
#define PCI_SLOT_BUS_CLK_GEN_2 0x02
#define PCI_SLOT_BUS_CLK_GEN_3 0x03
/* PCI Slot Info: Connector Type Values */
#define PCI_SLOT_CONNECTOR_PCIE_EMBED 0x00
#define PCI_SLOT_CONNECTOR_PCIE_X1 0x01
#define PCI_SLOT_CONNECTOR_PCIE_X2 0x02
#define PCI_SLOT_CONNECTOR_PCIE_X4 0x03
#define PCI_SLOT_CONNECTOR_PCIE_X8 0x04
#define PCI_SLOT_CONNECTOR_PCIE_X16 0x05
#define PCI_SLOT_CONNECTOR_PCIE_NS 0x0E /* Non-Standard */
/* PCI Slot Info: Card Description Values */
#define PCI_SLOT_DESC_NON_STANDARD 0x00 /* Embed/Non-Standard */
#define PCI_SLOT_DESC_PCIE_FH_FL 0x00 /* Full Height, Full Length */
#define PCI_SLOT_DESC_PCIE_FH_HL 0x01 /* Full Height, Half Length */
#define PCI_SLOT_DESC_PCIE_HH_FL 0x02 /* Half Height, Full Length */
#define PCI_SLOT_DESC_PCIE_HH_HL 0x03 /* Half Height, Half Length */
/* PCI Slot Info: Mechanicals Values */
#define PCI_SLOT_MECH_NONE 0x00
#define PCI_SLOT_MECH_RIGHT 0x01
#define PCI_SLOT_MECH_LEFT 0x02
#define PCI_SLOT_MECH_RIGHT_LEFT 0x03
/* PCI Slot Info: Power LED Control Values */
#define PCI_SLOT_PWR_LED_CTL_NONE 0x00 /* No Control */
#define PCI_SLOT_PWR_LED_CTL_FSP 0x01 /* FSP Controlled */
#define PCI_SLOT_PWR_LED_CTL_KERNEL 0x02 /* Kernel Controlled */
/* PCI Slot Info: ATTN LED Control Values */
#define PCI_SLOT_ATTN_LED_CTL_NONE 0x00 /* No Control */
#define PCI_SLOT_ATTN_LED_CTL_FSP 0x01 /* FSP Controlled */
#define PCI_SLOT_ATTN_LED_CTL_KERNEL 0x02 /* Kernel Controlled */
/* Attention LED */
#define PCI_SLOT_ATTN_LED_OFF 0
#define PCI_SLOT_ATTN_LED_ON 1
#define PCI_SLOT_ATTN_LED_BLINK 2
/* Power state */
#define PCI_SLOT_POWER_OFF 0
#define PCI_SLOT_POWER_ON 1
/*
* We have hard and soft reset for slot. Hard reset requires
* power-off and then power-on, but soft reset only resets
* secondary bus.
*/
struct pci_slot;
struct pci_slot_ops {
/* For slot management */
int64_t (*get_presence_state)(struct pci_slot *slot, uint8_t *val);
int64_t (*get_link_state)(struct pci_slot *slot, uint8_t *val);
int64_t (*get_power_state)(struct pci_slot *slot, uint8_t *val);
int64_t (*get_attention_state)(struct pci_slot *slot, uint8_t *val);
int64_t (*get_latch_state)(struct pci_slot *slot, uint8_t *val);
int64_t (*set_power_state)(struct pci_slot *slot, uint8_t val);
int64_t (*set_attention_state)(struct pci_slot *slot, uint8_t val);
/* SM based functions for reset */
void (*prepare_link_change)(struct pci_slot *slot, bool is_up);
int64_t (*poll_link)(struct pci_slot *slot);
int64_t (*creset)(struct pci_slot *slot);
int64_t (*freset)(struct pci_slot *slot);
int64_t (*hreset)(struct pci_slot *slot);
int64_t (*run_sm)(struct pci_slot *slot);
int64_t (*completed_sm_run)(struct pci_slot *slot, uint64_t err);
/* Auxillary functions */
void (*add_properties)(struct pci_slot *slot, struct dt_node *np);
};
/*
* The PCI slot state is split up into base and number. With this
* design, the individual platforms can introduce their own PCI
* slot states with addition to the base. Eventually, the base
* state can be recognized by PCI slot core.
*/
#define PCI_SLOT_STATE_MASK 0xFFFFFF00
#define PCI_SLOT_STATE_NORMAL 0x00000000
#define PCI_SLOT_STATE_LINK 0x00000100
#define PCI_SLOT_STATE_LINK_START_POLL (PCI_SLOT_STATE_LINK + 1)
#define PCI_SLOT_STATE_LINK_DELAY_FINALIZED (PCI_SLOT_STATE_LINK + 2)
#define PCI_SLOT_STATE_LINK_POLLING (PCI_SLOT_STATE_LINK + 3)
#define PCI_SLOT_STATE_HRESET 0x00000200
#define PCI_SLOT_STATE_HRESET_START (PCI_SLOT_STATE_HRESET + 1)
#define PCI_SLOT_STATE_HRESET_HOLD (PCI_SLOT_STATE_HRESET + 2)
#define PCI_SLOT_STATE_FRESET 0x00000300
#define PCI_SLOT_STATE_FRESET_POWER_OFF (PCI_SLOT_STATE_FRESET + 1)
#define PCI_SLOT_STATE_CRESET 0x00000400
#define PCI_SLOT_STATE_CRESET_START (PCI_SLOT_STATE_CRESET + 1)
#define PCI_SLOT_STATE_GPOWER 0x00000500
#define PCI_SLOT_STATE_GPOWER_START (PCI_SLOT_STATE_GPOWER + 1)
#define PCI_SLOT_STATE_SPOWER 0x00000600
#define PCI_SLOT_STATE_SPOWER_START (PCI_SLOT_STATE_SPOWER + 1)
#define PCI_SLOT_STATE_SPOWER_DONE (PCI_SLOT_STATE_SPOWER + 2)
#define PCI_SLOT_STATE_GPRESENCE 0x00000700
#define PCI_SLOT_STATE_GPRESENCE_START (PCI_SLOT_STATE_GPRESENCE + 1)
struct pci_slot {
uint32_t flags;
#define PCI_SLOT_FLAG_BOOTUP 0x1
#define PCI_SLOT_FLAG_FORCE_POWERON 0x2
#define PCI_SLOT_FLAG_BROKEN_PDC 0x4
#define PCI_SLOT_FLAG_ENFORCE 0x8
struct phb *phb;
struct pci_device *pd;
/* Identifier */
uint64_t id;
struct timer timer;
uint64_t async_token;
uint8_t power_state;
/* Slot information */
uint8_t pluggable;
uint8_t surprise_pluggable;
uint8_t power_ctl;
uint8_t power_led_ctl;
uint8_t attn_led_ctl;
uint8_t connector_type;
uint8_t card_desc;
uint8_t card_mech;
uint8_t wired_lanes;
uint8_t power_limit;
/*
* PCI slot is driven by state machine with polling function.
* @delay_tgt_tb tracks the current delay while @retries has
* the left rounds of delays. They should be set prior to
* switching next PCI slot state and changed (decreased)
* accordingly in the polling function.
*/
uint32_t state;
uint32_t retry_state;
uint16_t pcie_cap;
uint32_t link_cap;
uint32_t slot_cap;
uint64_t delay_tgt_tb;
uint64_t retries;
uint64_t link_retries;
struct pci_slot_ops ops;
struct pci_slot *peer_slot;
void *data;
};
#define PCI_SLOT_ID_PREFIX 0x8000000000000000UL
#define PCI_SLOT_ID(phb, bdfn) \
(PCI_SLOT_ID_PREFIX | ((uint64_t)(bdfn) << 16) | (phb)->opal_id)
#define PCI_PHB_SLOT_ID(phb) ((phb)->opal_id)
#define PCI_SLOT_PHB_INDEX(id) ((id) & 0xfffful)
#define PCI_SLOT_BDFN(id) (((id) >> 16) & 0xfffful)
static inline uint32_t pci_slot_add_flags(struct pci_slot *slot,
uint32_t flags)
{
uint32_t old = 0;
if (slot) {
old = slot->flags;
slot->flags |= flags;
}
return old;
}
static inline bool pci_slot_has_flags(struct pci_slot *slot,
uint32_t flags)
{
if (!slot)
return false;
if ((slot->flags & flags) == flags)
return true;
return false;
}
static inline uint32_t pci_slot_remove_flags(struct pci_slot *slot,
uint32_t flags)
{
uint32_t old = 0;
if (slot) {
old = slot->flags;
slot->flags &= ~flags;
}
return old;
}
static inline void pci_slot_set_state(struct pci_slot *slot, uint32_t state)
{
if (slot)
slot->state = state;
}
static inline uint64_t pci_slot_set_sm_timeout(struct pci_slot *slot,
uint64_t dur)
{
if (slot)
slot->delay_tgt_tb = mftb() + dur;
return dur;
}
extern struct pci_slot *pci_slot_alloc(struct phb *phb,
struct pci_device *pd);
extern struct pci_slot *pcie_slot_create(struct phb *phb,
struct pci_device *pd);
extern struct pci_slot *pcie_slot_create_dynamic(struct phb *phb,
struct pci_device *pd);
extern void pci_slot_add_dt_properties(struct pci_slot *slot,
struct dt_node *np);
extern struct pci_slot *pci_slot_find(uint64_t id);
extern void pci_slot_add_loc(struct pci_slot *slot,
struct dt_node *np, const char *label);
/* DT based slot map */
extern struct dt_node *dt_slots;
extern struct dt_node *map_pci_dev_to_slot(struct phb *phb,
struct pci_device *pd);
#endif /* __PCI_SLOT_H */
|
