1 2 3 4 5 6 7 8
#ifndef __ASM_SH_CPU_SH3_RTC_H #define __ASM_SH_CPU_SH3_RTC_H #define rtc_reg_size sizeof(u16) #define RTC_BIT_INVERTED 0 /* No bug on SH7708, SH7709A */ #define RTC_DEF_CAPABILITIES 0UL #endif /* __ASM_SH_CPU_SH3_RTC_H */