summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/include/asic_reg
Commit message (Expand)AuthorAgeFilesLines
* drm/amdgpu: Enable DISABLE_BARRIER_WAITCNT for ArcturusJoseph Greathouse2020-01-301-2/+4
* drm/amdgpu: add EDC counter registers of gc for ArcturusDennis Li2020-01-222-0/+1012
* drm/amdgpu: update mmhub 9.4.1 header files for AcrturusDennis Li2020-01-221-0/+128
* drm/amdgpu: added support to get mGPU DRAM baseJohn Clements2020-01-222-0/+11
* drm/amd/include: Add OCSC registersRodrigo Siqueira2020-01-164-2/+24
* drm/amdgpu: add defines for DF and TCP HashingJoseph Greathouse2020-01-143-0/+17
* drm/amd/amdgpu: add missing umc_6_1_2_sh_mask.h header file (v2)Tom St Denis2020-01-141-0/+91
* drm/amdgpu: add MCUMC_ADDRT0 offset to ip header fileGuchun Chen2020-01-142-0/+4
* drm/amdgpu: Add mmCOMPUTE_STATIC_THREAD_MGMT_SE4-7 to support ArcturusJames Zhu2019-12-231-0/+8
* drm/amdgpu: add perfmons accessible during df c-statesJonathan Kim2019-12-231-0/+16
* drm/amdgpu: move umc offset to one new header file for ArcturusGuchun Chen2019-12-181-0/+31
* drm/amdgpu: add dpcs20 registersRoman Li2019-12-182-0/+4559
* drm/amdgpu: move dpcs headers to dpcs includesRoman Li2019-12-182-0/+0
* drm/amdgpu: refine query function of mmhub EDC counter in vg20Dennis Li2019-11-224-310/+138
* drm/amdgpu: add VCN0 and VCN1 needed headersJane Jian2019-10-251-0/+12
* drm/amd/display: Add DP_DPHY_INTERNAL_CTR regsBhawanpreet Lakha2019-10-171-0/+10
* drm/amdgpu: add new SMU 7.1.3 registers for BACOAlex Deucher2019-10-152-0/+3
* drm/amdgpu: add new SMU 7.1.2 registers for BACOAlex Deucher2019-10-152-0/+3
* drm/amdgpu: add new SMU 7.0.1 registers for BACOAlex Deucher2019-10-152-0/+3
* drm/amdgpu: add new BIF 5.0 register for BACOAlex Deucher2019-10-152-0/+3
* drm/amdgpu: add new BIF 4.1 register for BACOAlex Deucher2019-10-152-0/+3
* drm/amd/include: add register define for VML2 and ATCL2Dennis Li2019-10-152-4/+32
* drm/amd/amdgpu: add IH cg support on soc15 projectKenneth Feng2019-10-031-0/+4
* drm/amdgpu: Add SMUIO values for other I2C controller v2Kent Russell2019-10-032-0/+268
* drm/amdgpu: add pcie bif ras related registersGuchun Chen2019-09-162-0/+55
* drm/amdgpu: update nbio v7_4 ip header filesHawking Zhang2019-09-132-5/+5
* drm/amdgpu: update IH_CHICKEN in oss 4.0 IP header for VG/RV seriesAaron Liu2019-08-301-0/+4
* drm/amd/display: Add Renoir registers (v3)Bhawanpreet Lakha2019-08-296-0/+74624
* drm/amd: Import smuio_11_0 headers for EEPROM access on Vega20Andrey Grodzovsky2019-08-272-0/+323
* drm/amdgpu: implement querying ras error count for mmhubTao Zhou2019-08-152-0/+243
* drm/amdgpu: add renoir header files (v2)Huang Rui2019-08-122-0/+1202
* drm/amdgpu: add CGTT_GS_NGG_CLK_CTRL register to gc headerXiaojie Yuan2019-08-022-0/+41
* drm/amdgpu: Update NBIO headers to add TXCLK3/4Kent Russell2019-08-022-0/+36
* drm/amd/include: add define of TCP_EDC_CNT_NEWDennis Li2019-07-311-0/+2
* drm/amd/include: add bitfield define for EDC registersDennis Li2019-07-311-0/+157
* drm/amdgpu: add umc v6_1_1 IP headersHawking Zhang2019-07-312-0/+122
* drm/amdgpu: add rsmu v_0_0_2 ip headersHawking Zhang2019-07-312-0/+59
* drm/amdgpu: exposing fica registers to df offsetsJonathan Kim2019-07-181-0/+4
* drm/amdgpu: add VCN2.5 headersLeo Liu2019-07-182-0/+4588
* drm/amdgpu: add sdma 4.2.2 header files for ArcturusLe Ma2019-07-1816-0/+32046
* drm/amdgpu: add mmhub 9.4.1 header files for AcrturusLe Ma2019-07-183-0/+56570
* drm/amd/display: Create DWB resource for DCN2Charlene Liu2019-06-222-0/+20
* drm/amdgpu: add SMUIO 11.0 register headersHawking Zhang2019-06-202-0/+1012
* drm/amdgpu: add OSS 5.0 register headersHawking Zhang2019-06-202-0/+1658
* drm/amdgpu: add MMHUB 2.0 register headersHawking Zhang2019-06-203-0/+10293
* drm/amdgpu: add GC 10.1 register headers (v4)Hawking Zhang2019-06-203-0/+61330
* drm/amdgpu: add VCN 2.0 register headersHawking Zhang2019-06-202-0/+4823
* drm/amdgpu: add NBIO 2.3 register headersHawking Zhang2019-06-203-0/+153523
* drm/amdgpu: add MP 11.0 register headersHawking Zhang2019-06-201-0/+429
* drm/amdgpu: add HDP 5.0 register headersHawking Zhang2019-06-202-0/+876
OpenPOWER on IntegriCloud